






System Block Diagram		
SYNC_MASTER=M98_MLB		SYNC_DATE=04/01/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
APPLE INC.	SIZE	D
	DRAWING NUMBER	051-7656
SCALE	SHT	2 OF 123
REV.	31	



	8	7	6	5	4	3	2	1																																																																																																																																			
D	BOM Variants				Alternate Parts																																																																																																																																						
	<table><tr><th>BOM NUMBER</th><th>BOM NAME</th><th>BOM OPTIONS</th></tr><tr><td>630-9728</td><td>PCBA,BEST,2.66,512SAM_VRAM,K20</td><td>K20_COMMON,EEE_4CM,CPU_2_66GHZ,FB_512_SAMSUNG</td></tr><tr><td>630-9727</td><td>PCBA,BEST,2.66,512QIM_VRAM,K20</td><td>K20_COMMON,EEE_4CH,CPU_2_66GHZ,FB_512_QIMONDA</td></tr><tr><td>630-9730</td><td>PCBA,BEST,2.93,512SAM_VRAM,K20</td><td>K20_COMMON,EEE_4CQ,CPU_2_93GHZ,FB_512_SAMSUNG</td></tr><tr><td>630-9729</td><td>PCBA,BEST,2.93,512QIM_VRAM,K20</td><td>K20_COMMON,EEE_4CP,CPU_2_93GHZ,FB_512_QIMONDA</td></tr></table>				BOM NUMBER	BOM NAME	BOM OPTIONS	630-9728	PCBA,BEST,2.66,512SAM_VRAM,K20	K20_COMMON,EEE_4CM,CPU_2_66GHZ,FB_512_SAMSUNG	630-9727	PCBA,BEST,2.66,512QIM_VRAM,K20	K20_COMMON,EEE_4CH,CPU_2_66GHZ,FB_512_QIMONDA	630-9730	PCBA,BEST,2.93,512SAM_VRAM,K20	K20_COMMON,EEE_4CQ,CPU_2_93GHZ,FB_512_SAMSUNG	630-9729	PCBA,BEST,2.93,512QIM_VRAM,K20	K20_COMMON,EEE_4CP,CPU_2_93GHZ,FB_512_QIMONDA	<table><tr><th>PART NUMBER</th><th>ALTERNATE FOR PART NUMBER</th><th>BOM OPTION</th><th>REF DES</th><th>COMMENTS:</th></tr><tr><td>152S0476</td><td>152S0276</td><td></td><td>ALL</td><td>Inductor alternate</td></tr><tr><td>353S1681</td><td>353S1294</td><td></td><td>ALL</td><td>TI alt to National</td></tr><tr><td>138S0603</td><td>138S0602</td><td></td><td>ALL</td><td>Murata alt to Samsung</td></tr><tr><td>152S0684</td><td>152S0368</td><td></td><td>ALL</td><td>Maglayers alt to Dale/Vishay</td></tr><tr><td>104S0023</td><td>104S0018</td><td></td><td>ALL</td><td>Cyntec alt to sense resistor</td></tr><tr><td>104S0024</td><td>104S0017</td><td></td><td>ALL</td><td>Panasonic alt to FW resistor</td></tr><tr><td>341S2367</td><td>341S2366</td><td></td><td>ALL</td><td>Macromia alt to SST</td></tr><tr><td>152S0876</td><td>152S0782</td><td></td><td>ALL</td><td>Maglayer alt to Delta</td></tr><tr><td>157S0058</td><td>157S0055</td><td></td><td>ALL</td><td>Delta alt to TDK Magnetics</td></tr><tr><td>514-0612</td><td>514-0607</td><td></td><td>ALL</td><td>FOURLINE ALT TO FORCOMM ACYS</td></tr><tr><td>514-0613</td><td>514-0608</td><td></td><td>ALL</td><td>FOURLINE ALT TO FORCOMM ACYS</td></tr><tr><td>152S0684</td><td>152S0421</td><td></td><td>ALL</td><td>MAG LAYERS ALT TO VISHAY</td></tr><tr><td>152S0896</td><td>152S0518</td><td></td><td>ALL</td><td>MAG LAYERS ALT TO CYNTEC</td></tr><tr><td>152S0915</td><td>152S0796</td><td></td><td>ALL</td><td>MAG LAYERS ALT TO CYNTEC</td></tr><tr><td>516S0709</td><td>516S0706</td><td></td><td>ALL</td><td>MOLEX ALT TO FORCOMM</td></tr><tr><td>155S0457</td><td>155S0329</td><td></td><td>ALL</td><td>MAG LAYERS ALT TO MURATA</td></tr><tr><td>516-0213</td><td>516-0201</td><td></td><td>ALL</td><td>MOLEX ALT TO FORCOMM</td></tr></table>				PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	152S0476	152S0276		ALL	Inductor alternate	353S1681	353S1294		ALL	TI alt to National	138S0603	138S0602		ALL	Murata alt to Samsung	152S0684	152S0368		ALL	Maglayers alt to Dale/Vishay	104S0023	104S0018		ALL	Cyntec alt to sense resistor	104S0024	104S0017		ALL	Panasonic alt to FW resistor	341S2367	341S2366		ALL	Macromia alt to SST	152S0876	152S0782		ALL	Maglayer alt to Delta	157S0058	157S0055		ALL	Delta alt to TDK Magnetics	514-0612	514-0607		ALL	FOURLINE ALT TO FORCOMM ACYS	514-0613	514-0608		ALL	FOURLINE ALT TO FORCOMM ACYS	152S0684	152S0421		ALL	MAG LAYERS ALT TO VISHAY	152S0896	152S0518		ALL	MAG LAYERS ALT TO CYNTEC	152S0915	152S0796		ALL	MAG LAYERS ALT TO CYNTEC	516S0709	516S0706		ALL	MOLEX ALT TO FORCOMM	155S0457	155S0329		ALL	MAG LAYERS ALT TO MURATA	516-0213	516-0201		ALL	MOLEX ALT TO FORCOMM																										
BOM NUMBER	BOM NAME	BOM OPTIONS																																																																																																																																									
630-9728	PCBA,BEST,2.66,512SAM_VRAM,K20	K20_COMMON,EEE_4CM,CPU_2_66GHZ,FB_512_SAMSUNG																																																																																																																																									
630-9727	PCBA,BEST,2.66,512QIM_VRAM,K20	K20_COMMON,EEE_4CH,CPU_2_66GHZ,FB_512_QIMONDA																																																																																																																																									
630-9730	PCBA,BEST,2.93,512SAM_VRAM,K20	K20_COMMON,EEE_4CQ,CPU_2_93GHZ,FB_512_SAMSUNG																																																																																																																																									
630-9729	PCBA,BEST,2.93,512QIM_VRAM,K20	K20_COMMON,EEE_4CP,CPU_2_93GHZ,FB_512_QIMONDA																																																																																																																																									
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																																																																							
152S0476	152S0276		ALL	Inductor alternate																																																																																																																																							
353S1681	353S1294		ALL	TI alt to National																																																																																																																																							
138S0603	138S0602		ALL	Murata alt to Samsung																																																																																																																																							
152S0684	152S0368		ALL	Maglayers alt to Dale/Vishay																																																																																																																																							
104S0023	104S0018		ALL	Cyntec alt to sense resistor																																																																																																																																							
104S0024	104S0017		ALL	Panasonic alt to FW resistor																																																																																																																																							
341S2367	341S2366		ALL	Macromia alt to SST																																																																																																																																							
152S0876	152S0782		ALL	Maglayer alt to Delta																																																																																																																																							
157S0058	157S0055		ALL	Delta alt to TDK Magnetics																																																																																																																																							
514-0612	514-0607		ALL	FOURLINE ALT TO FORCOMM ACYS																																																																																																																																							
514-0613	514-0608		ALL	FOURLINE ALT TO FORCOMM ACYS																																																																																																																																							
152S0684	152S0421		ALL	MAG LAYERS ALT TO VISHAY																																																																																																																																							
152S0896	152S0518		ALL	MAG LAYERS ALT TO CYNTEC																																																																																																																																							
152S0915	152S0796		ALL	MAG LAYERS ALT TO CYNTEC																																																																																																																																							
516S0709	516S0706		ALL	MOLEX ALT TO FORCOMM																																																																																																																																							
155S0457	155S0329		ALL	MAG LAYERS ALT TO MURATA																																																																																																																																							
516-0213	516-0201		ALL	MOLEX ALT TO FORCOMM																																																																																																																																							
C	K20 BOM GROUPS																																																																																																																																										
	<table><tr><th>BOM GROUP</th><th>BOM OPTIONS</th></tr><tr><td>K20_COMMON</td><td>ALTERNATE,COMMON,K20_COMMON1,K20_COMMON2,K20_DEBUG,K20_PROGPARTS</td></tr><tr><td>K20_COMMON1</td><td>ONEWIRE_PU,ISL6258,MEMRESET_HW,MEMRESET_MCP,MCP_B03,MCP_PROD,MCPSEQ_SMC,BMON_ENG,MCP_CS1_NO,FW_LVG_NEW,PROD_DIGSMS,TPDT_DEBOUNCE</td></tr><tr><td>K20_COMMON2</td><td>BOOT_MODE_USER,GPUVID_1P00V,MUXGFX,DPMUX_EN_S0,DP_ESD,EG_PWRSEQ_GMUX,DP_CA_DET_EG_PLD,BKLT_PLL_NOT,GMUX_1V8</td></tr><tr><td>K20_DEBUG</td><td>SMC_DEBUG_YES,XDP,XDP_CONN,LPCPLUS,VREFMRGN,TPAD_DEBUG,GMUX_JTAG_CONN</td></tr><tr><td>K20_PROGPARTS</td><td>GMUX_PROG,BOOTROM_PROG,SMC_PROG,TPAD_PROG</td></tr></table>				BOM GROUP	BOM OPTIONS	K20_COMMON	ALTERNATE,COMMON,K20_COMMON1,K20_COMMON2,K20_DEBUG,K20_PROGPARTS	K20_COMMON1	ONEWIRE_PU,ISL6258,MEMRESET_HW,MEMRESET_MCP,MCP_B03,MCP_PROD,MCPSEQ_SMC,BMON_ENG,MCP_CS1_NO,FW_LVG_NEW,PROD_DIGSMS,TPDT_DEBOUNCE	K20_COMMON2	BOOT_MODE_USER,GPUVID_1P00V,MUXGFX,DPMUX_EN_S0,DP_ESD,EG_PWRSEQ_GMUX,DP_CA_DET_EG_PLD,BKLT_PLL_NOT,GMUX_1V8	K20_DEBUG	SMC_DEBUG_YES,XDP,XDP_CONN,LPCPLUS,VREFMRGN,TPAD_DEBUG,GMUX_JTAG_CONN	K20_PROGPARTS	GMUX_PROG,BOOTROM_PROG,SMC_PROG,TPAD_PROG																																																																																																																											
BOM GROUP	BOM OPTIONS																																																																																																																																										
K20_COMMON	ALTERNATE,COMMON,K20_COMMON1,K20_COMMON2,K20_DEBUG,K20_PROGPARTS																																																																																																																																										
K20_COMMON1	ONEWIRE_PU,ISL6258,MEMRESET_HW,MEMRESET_MCP,MCP_B03,MCP_PROD,MCPSEQ_SMC,BMON_ENG,MCP_CS1_NO,FW_LVG_NEW,PROD_DIGSMS,TPDT_DEBOUNCE																																																																																																																																										
K20_COMMON2	BOOT_MODE_USER,GPUVID_1P00V,MUXGFX,DPMUX_EN_S0,DP_ESD,EG_PWRSEQ_GMUX,DP_CA_DET_EG_PLD,BKLT_PLL_NOT,GMUX_1V8																																																																																																																																										
K20_DEBUG	SMC_DEBUG_YES,XDP,XDP_CONN,LPCPLUS,VREFMRGN,TPAD_DEBUG,GMUX_JTAG_CONN																																																																																																																																										
K20_PROGPARTS	GMUX_PROG,BOOTROM_PROG,SMC_PROG,TPAD_PROG																																																																																																																																										
B	<table><tr><th>BOM GROUP</th><th>BOM OPTIONS</th></tr><tr><td>FB_1024_SAMSUNG</td><td>VRAM8,VRAM_1024_SAMSUNG</td></tr><tr><td>FB_1024_QIMONDA</td><td>VRAM8,VRAM_1024_QIMONDA</td></tr><tr><td>FB_512_SAMSUNG</td><td>VRAM4,VRAM_512_SAMSUNG</td></tr><tr><td>FB_512_QIMONDA</td><td>VRAM4,VRAM_512_QIMONDA</td></tr></table>				BOM GROUP	BOM OPTIONS	FB_1024_SAMSUNG	VRAM8,VRAM_1024_SAMSUNG	FB_1024_QIMONDA	VRAM8,VRAM_1024_QIMONDA	FB_512_SAMSUNG	VRAM4,VRAM_512_SAMSUNG	FB_512_QIMONDA	VRAM4,VRAM_512_QIMONDA																																																																																																																													
	BOM GROUP	BOM OPTIONS																																																																																																																																									
FB_1024_SAMSUNG	VRAM8,VRAM_1024_SAMSUNG																																																																																																																																										
FB_1024_QIMONDA	VRAM8,VRAM_1024_QIMONDA																																																																																																																																										
FB_512_SAMSUNG	VRAM4,VRAM_512_SAMSUNG																																																																																																																																										
FB_512_QIMONDA	VRAM4,VRAM_512_QIMONDA																																																																																																																																										
A	Bar Code Labels / EEE #'s																																																																																																																																										
	<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:4CH]</td><td>CRITICAL</td><td>EEE_4CH</td></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:4CM]</td><td>CRITICAL</td><td>EEE_4CM</td></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:4CP]</td><td>CRITICAL</td><td>EEE_4CP</td></tr><tr><td>826-4393</td><td>1</td><td>LBL,P/N LABEL,PCB,28MM X 6 MM</td><td>[EEE:4CQ]</td><td>CRITICAL</td><td>EEE_4CQ</td></tr></table>				PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CH]	CRITICAL	EEE_4CH	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CM]	CRITICAL	EEE_4CM	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CP]	CRITICAL	EEE_4CP	826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CQ]	CRITICAL	EEE_4CQ																																																																																																									
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																						
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CH]	CRITICAL	EEE_4CH																																																																																																																																						
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CM]	CRITICAL	EEE_4CM																																																																																																																																						
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CP]	CRITICAL	EEE_4CP																																																																																																																																						
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEE:4CQ]	CRITICAL	EEE_4CQ																																																																																																																																						
A	Module Parts																																																																																																																																										
	<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>337S3645</td><td>1</td><td>IC,POC,QXXX,Q8,2.66,35M,1066,80,6M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_66GHZ</td></tr><tr><td>337S3644</td><td>1</td><td>IC,POC,QXXX,Q8,2.66,35M,1066,80,6M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_86GHZ</td></tr><tr><td>338S0714</td><td>1</td><td>IC,ASDP,GPU,NV G96-Q8,LOWLEAD,BGA969,LF</td><td>U8000</td><td>CRITICAL</td><td></td></tr><tr><td>338S0694</td><td>1</td><td>IC,RTL8251CA-VB-Q8,GIGE TRANSCEIVER,48P LQFP</td><td>U3700</td><td>CRITICAL</td><td></td></tr><tr><td>338S0654</td><td>1</td><td>IC,PWR43-B,1394B PWR/CMC1 538W/PCT-B,12</td><td>U4100</td><td>CRITICAL</td><td></td></tr><tr><td>338S0710</td><td>1</td><td>IC,MCP79XT-B3,35X35MM,BGA1437</td><td>U1400</td><td>CRITICAL</td><td>MCP_B03</td></tr><tr><td>338S0563</td><td>1</td><td>IC,SMC,H58/2117,9MMX9MM,TLP</td><td>U4900</td><td>CRITICAL</td><td>SMC_BLANK</td></tr><tr><td>341S2355</td><td>1</td><td>IC,SMC,DEVELOPMENT,K20</td><td>U4900</td><td>CRITICAL</td><td>SMC_PROG</td></tr><tr><td>335S0610</td><td>1</td><td>IC,FLASH,SPT,32MBIT,3.3V,80MHZ,8-SOP</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_BLANK</td></tr><tr><td>341S2356</td><td>1</td><td>IC,EFI ROM,DEVELOPMENT,K20</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_PROG</td></tr><tr><td>341S2384</td><td>1</td><td>IR,ENCORE II, CY7C63833-LFXC</td><td>U4800</td><td>CRITICAL</td><td></td></tr><tr><td>338S0603</td><td>1</td><td>IC,GMCP,MCP79-A01Q,35x35MM,BGA1437</td><td>U1400</td><td>CRITICAL</td><td>MCP_A01Q</td></tr><tr><td>341S2383</td><td>1</td><td>IC,PSOC +W/USB,56PIN,MLF,M98</td><td>U5701</td><td>CRITICAL</td><td>TPAD_PROG</td></tr><tr><td>337S3643</td><td>1</td><td>IC,POC,QXXX,Q8,2.93,35M,1066,80,6M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_93GHZ</td></tr><tr><td>337S3640</td><td>1</td><td>IC,POC,SL388,PRQ,2.53,35M,1066,80,6M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_53GHZ</td></tr><tr><td>337S3641</td><td>1</td><td>IC,POC,SL843,PRQ,2.80,35M,1066,80,6M,BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_80GHZ</td></tr><tr><td>338S0635</td><td>1</td><td>IC,GMCP,MCP79-B02,35x35MM,BGA1437</td><td>U1400</td><td>CRITICAL</td><td>MCP_B02</td></tr><tr><td>333S0481</td><td>4</td><td>IC,SGRAM,GDDR3,32MX32,800MHZ,136 FBGA</td><td>U8400,U8450,U8500,U8550</td><td>CRITICAL</td><td>VRAM_512_SAMSUNG</td></tr><tr><td>333S0472</td><td>4</td><td>IC,SGRAM,GDDR3,32MX32,900MHZ,136 FBGA</td><td>U8400,U8450,U8500,U8550</td><td>CRITICAL</td><td>VRAM_512_QIMONDA</td></tr><tr><td>333S0481</td><td>8</td><td>IC,SGRAM,GDDR3,32MX32,800MHZ,136 FBGA</td><td>U8400,U8450,U8500,U8550,U8100,U8150,U8200,U8250</td><td>CRITICAL</td><td>VRAM_1024_SAMSUNG</td></tr><tr><td>333S0472</td><td>8</td><td>IC,SGRAM,GDDR3,32MX32,900MHZ,136 FBGA</td><td>U8400,U8450,U8500,U8550,U8100,U8150,U8200,U8250</td><td>CRITICAL</td><td>VRAM_1024_QIMONDA</td></tr></table>				PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	337S3645	1	IC,POC,QXXX,Q8,2.66,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_66GHZ	337S3644	1	IC,POC,QXXX,Q8,2.66,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_86GHZ	338S0714	1	IC,ASDP,GPU,NV G96-Q8,LOWLEAD,BGA969,LF	U8000	CRITICAL		338S0694	1	IC,RTL8251CA-VB-Q8,GIGE TRANSCEIVER,48P LQFP	U3700	CRITICAL		338S0654	1	IC,PWR43-B,1394B PWR/CMC1 538W/PCT-B,12	U4100	CRITICAL		338S0710	1	IC,MCP79XT-B3,35X35MM,BGA1437	U1400	CRITICAL	MCP_B03	338S0563	1	IC,SMC,H58/2117,9MMX9MM,TLP	U4900	CRITICAL	SMC_BLANK	341S2355	1	IC,SMC,DEVELOPMENT,K20	U4900	CRITICAL	SMC_PROG	335S0610	1	IC,FLASH,SPT,32MBIT,3.3V,80MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK	341S2356	1	IC,EFI ROM,DEVELOPMENT,K20	U6100	CRITICAL	BOOTROM_PROG	341S2384	1	IR,ENCORE II, CY7C63833-LFXC	U4800	CRITICAL		338S0603	1	IC,GMCP,MCP79-A01Q,35x35MM,BGA1437	U1400	CRITICAL	MCP_A01Q	341S2383	1	IC,PSOC +W/USB,56PIN,MLF,M98	U5701	CRITICAL	TPAD_PROG	337S3643	1	IC,POC,QXXX,Q8,2.93,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_93GHZ	337S3640	1	IC,POC,SL388,PRQ,2.53,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_53GHZ	337S3641	1	IC,POC,SL843,PRQ,2.80,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_80GHZ	338S0635	1	IC,GMCP,MCP79-B02,35x35MM,BGA1437	U1400	CRITICAL	MCP_B02	333S0481	4	IC,SGRAM,GDDR3,32MX32,800MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_SAMSUNG	333S0472	4	IC,SGRAM,GDDR3,32MX32,900MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_QIMONDA	333S0481	8	IC,SGRAM,GDDR3,32MX32,800MHZ,136 FBGA	U8400,U8450,U8500,U8550,U8100,U8150,U8200,U8250	CRITICAL	VRAM_1024_SAMSUNG	333S0472	8	IC,SGRAM,GDDR3,32MX32,900MHZ,136 FBGA	U8400,U8450,U8500,U8550,U8100,U8150,U8200,U8250	CRITICAL	VRAM_1024_QIMONDA			
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																						
337S3645	1	IC,POC,QXXX,Q8,2.66,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_66GHZ																																																																																																																																						
337S3644	1	IC,POC,QXXX,Q8,2.66,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_86GHZ																																																																																																																																						
338S0714	1	IC,ASDP,GPU,NV G96-Q8,LOWLEAD,BGA969,LF	U8000	CRITICAL																																																																																																																																							
338S0694	1	IC,RTL8251CA-VB-Q8,GIGE TRANSCEIVER,48P LQFP	U3700	CRITICAL																																																																																																																																							
338S0654	1	IC,PWR43-B,1394B PWR/CMC1 538W/PCT-B,12	U4100	CRITICAL																																																																																																																																							
338S0710	1	IC,MCP79XT-B3,35X35MM,BGA1437	U1400	CRITICAL	MCP_B03																																																																																																																																						
338S0563	1	IC,SMC,H58/2117,9MMX9MM,TLP	U4900	CRITICAL	SMC_BLANK																																																																																																																																						
341S2355	1	IC,SMC,DEVELOPMENT,K20	U4900	CRITICAL	SMC_PROG																																																																																																																																						
335S0610	1	IC,FLASH,SPT,32MBIT,3.3V,80MHZ,8-SOP	U6100	CRITICAL	BOOTROM_BLANK																																																																																																																																						
341S2356	1	IC,EFI ROM,DEVELOPMENT,K20	U6100	CRITICAL	BOOTROM_PROG																																																																																																																																						
341S2384	1	IR,ENCORE II, CY7C63833-LFXC	U4800	CRITICAL																																																																																																																																							
338S0603	1	IC,GMCP,MCP79-A01Q,35x35MM,BGA1437	U1400	CRITICAL	MCP_A01Q																																																																																																																																						
341S2383	1	IC,PSOC +W/USB,56PIN,MLF,M98	U5701	CRITICAL	TPAD_PROG																																																																																																																																						
337S3643	1	IC,POC,QXXX,Q8,2.93,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_93GHZ																																																																																																																																						
337S3640	1	IC,POC,SL388,PRQ,2.53,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_53GHZ																																																																																																																																						
337S3641	1	IC,POC,SL843,PRQ,2.80,35M,1066,80,6M,BGA	U1000	CRITICAL	CPU_2_80GHZ																																																																																																																																						
338S0635	1	IC,GMCP,MCP79-B02,35x35MM,BGA1437	U1400	CRITICAL	MCP_B02																																																																																																																																						
333S0481	4	IC,SGRAM,GDDR3,32MX32,800MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_SAMSUNG																																																																																																																																						
333S0472	4	IC,SGRAM,GDDR3,32MX32,900MHZ,136 FBGA	U8400,U8450,U8500,U8550	CRITICAL	VRAM_512_QIMONDA																																																																																																																																						
333S0481	8	IC,SGRAM,GDDR3,32MX32,800MHZ,136 FBGA	U8400,U8450,U8500,U8550,U8100,U8150,U8200,U8250	CRITICAL	VRAM_1024_SAMSUNG																																																																																																																																						
333S0472	8	IC,SGRAM,GDDR3,32MX32,900MHZ,136 FBGA	U8400,U8450,U8500,U8550,U8100,U8150,U8200,U8250	CRITICAL	VRAM_1024_QIMONDA																																																																																																																																						
				<table><tr><th colspan="4">BOM Configuration</th></tr><tr><td colspan="2">SYNC_MASTER=K20_MLB</td><td colspan="2">SYNC_DATE=04/01/2008</td></tr><tr><td colspan="4">NOTICE OF PROPRIETARY PROPERTY</td></tr><tr><td colspan="4">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr><tr><td colspan="4">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr><tr><td colspan="4">II NOT TO REPRODUCE OR COPY IT</td></tr><tr><td colspan="4">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr></table>				BOM Configuration				SYNC_MASTER=K20_MLB		SYNC_DATE=04/01/2008		NOTICE OF PROPRIETARY PROPERTY				THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING				I TO MAINTAIN THE DOCUMENT IN CONFIDENCE				II NOT TO REPRODUCE OR COPY IT				III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																																																											
BOM Configuration																																																																																																																																											
SYNC_MASTER=K20_MLB		SYNC_DATE=04/01/2008																																																																																																																																									
NOTICE OF PROPRIETARY PROPERTY																																																																																																																																											
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																																																																																																											
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																																																																																																											
II NOT TO REPRODUCE OR COPY IT																																																																																																																																											
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																																																																																											
				<table><tr><td rowspan="2"> APPLE INC.</td><td>SIZE D</td><td>DRAWING NUMBER 051-7656</td><td>REV. 31</td></tr><tr><td>SCALE NONE</td><td>SHT 5</td><td>OF 123</td></tr></table>				 APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31	SCALE NONE	SHT 5	OF 123																																																																																																																													
 APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31																																																																																																																																								
	SCALE NONE	SHT 5	OF 123																																																																																																																																								
	8	7	6	5	4	3	2	1																																																																																																																																			




JTAG Scan Chain		
SYNC_MASTER=BEN_K20		SYNC_DATE=07/11/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		




 APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHT 6	OF 123













CPU Decoupling & VID	
SYNC_MASTER=M98_MLB	SYNC_DATE=04/01/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHT 12	OF 123



eXtended Debug Port(MiniXDP)

SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		13	123





MCP Memory Interface

SYNC_MASTER=T18_MLB

SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	SHT		
	NONE	15	OF 123



MCP Memory Misc

SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHT 16	OF 123



MCP PCIe Interfaces

SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHT 17	OF 123



MCP Signal	Interface Mode	
	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
NOTE: 20K pull-down required on DP_HPD_DET.
NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IFPx at 1.8V
Dual-channel TMDS: Power +VDD_IFPx at 3.3V

Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable: _____
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable: _____
Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.

WF: IFP is capable of LVDS (1.8V) or TMDS (3.3V), need aliases

MCP Ethernet & Graphics

SYNC_MASTER=T18_MLB SYNC_DATE=06/06/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		18	123



BIOS Boot Select		
I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L

R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.

NOTE: MCP79 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.

NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.




BUF_SIO_CLK Frequency	
Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select		
Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface





MCP HDA & MISC		
SYNC_MASTER=T18_MLB		SYNC_DATE=06/06/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		21	123

Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).







MCP Graphics Support

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE
NONE





SIZE
D

DRAWING NUMBER
051-7656

REV.
31

SHT
26

OF
123





MCPSQ_SMC represents MCP79 'MLB' power sequencing connections, but results in MCP79 ROMSIP sequence happening after CPU powers up.


MCPSQ_MIX is cross between MLB and internal power sequencing, which results in earlier ROMSIP and MCP FSB I/O interface initialization.


SMC 99ms delay from ALL_SYS_PWRGD to IOMP_VR_ON plus IOMP6 delay for VR_PWRGOOD_DELAY should guarantee CPU_VLD does not go high before CPUVDD_EN (which is 40-100ms after PS_PWRGD assertion).

NOTE: If CPU_VLD deasserts during S0 MCP79 will take system to S5 immediately.



SB Misc			
SYNC_MASTER=M98_MLB		SYNC_DATE=05/01/2008	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE	DRAWING NUMBER		REV.
D	051-7656		31
SCALE		SHT	OF
NONE		28	123





Page Notes

Power aliases required by this page:

- PP1V5_S0_MEM_B
- PP1V5_S3_MEM_B
- PP0V75_S0_MEM_VTT_B
- PP0V75_S3_MEM_VREFDQ_B

Signal aliases required by this page:

- I2C_S0DIMM_SCL
- I2C_S0DIMM_SDA


ROM options provided by this page:


(None)


"Expansion" (bottom) slot

DDR3 SO-DIMM Connector B		
SYNC_MASTER=MEM_R30		SYNC_DATA=07/14/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		32	123

[illegible][illegible]

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
	SCALE	SHT	OF
	NONE	33	123



5V S3 WLAN FET	
MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	0.8 A (EDP)

Right Clutch Connector

SYNC_MASTER=M98_MLB

SYNC_DATE=05/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
	SCALE	SHT	OF
	NONE	34	123



EXPRESSCARD/34 FLEX CONNECTOR

ExpressCard Connector

SYNC_MASTER=BEN_K20 SYNC_DATE=10/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
	SCALE	SHT	OF
	NONE	35	123

D

C

B


A

D

C

B

A



Configuration Settings:

PHYAD = 01 (PHY Address 00001)
AN[1:0] = 11 (Full auto-negotiation)
RXDLY = 0 (RXCLK transitions with data)
TXDLY = 0 (No TXCLK Delay)

Ethernet PHY (RTL8211CL)

SYNC_MASTER=SUMA_K20 SYNC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		37	123

WLAN Enable Generation

```
"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
```


NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.



3.3V ENET FET

@ 2.5V Vgs:
Rds(on) = 90mOhm max
I(max) = 1.7A (85C)


CRITICAL
Q3810
NTR4101P



1.05V ENET FET


1.8V V_{gs}

CRITICAL



RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered. Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



Ethernet & AirPort Support

SYNC_MASTER=SUMA_K20

SYNC_DATE=07/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	RE
------	----------------	----


SCALE	SHT	OF
NONE	38	123

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0636	1	CONN, RJ45, HB, 10/100TX	J3900	CRITICAL	

Ethernet Connector

SYNC_MASTER=SUMA_K20 SYNC_DATE=07/15/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	39	123

D

C

B


A

D

C

B

A



FireWire LLC/PHY (FW643)

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
	SCALE	SHT	OF
	NONE	41	123

Page Notes

Power aliases required by this page:

- =PPBUS_S5_FWPWRSW (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)


Signal aliases required by this page:

(NONE)



BOM options provided by this page:

- FW_PORT_FAULT_PU

FireWire Port Power Switch



Late-VG Event Detection



FireWire Port Power

SYNC_MASTER=YWU_K20 SYNC_DATE=05/28/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	42	123

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---





SATA Connectors		
SYNC_MASTER=M98_MLB		SYNC_DATE=05/01/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		45	123

D

C

B


A


D

C


B

A









PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
95301301	95301312		ALL	Interval 1 SR40002-33

SMC Support

SYNC_MASTER=M98_MLS

SYNC_DATE=05/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D


DRAWING NUMBER 051-7656

REV. 31

SCALE NONE

SHT 50

OF 123



LPC+SPI Connector

Alternate SPI ROM Support

MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCP

MCP SPI Override Options

MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX

MCP79 Internal SPI MUX Support

NOT SUPPORTED IN REV A01 OR B01 MCP79 SILICON


SPI MUX BYPASS

LPC+SPI Debug Connector


SYNC_MASTER=CHANG_K20 SYNC_DATE=05/28/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	D	DRAWING NUMBER	051-7656	REV.	31
SCALE	NONE	SHT	51	OF	123





Current & Voltage Sensing

SYNC_MASTER=VWU_K20 SYNC_DATE=08/20/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
	SCALE	SHT	OF
	NONE	53	123





CPU Proximity/CPU Die/Right Fin Stack


Battery Charger Proximity

MCP Proximity/MCP Die/Right Heat Pipe


GPU Proximity/GPU Die/Left Heat Pipe


Thermal Sensors		
SYNC_MASTER=YWU_K20		SYNC_DATE=05/28/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		55	123



Fan Connectors		
SYNC_MASTER=M98_MLB		SYNC_DATE=04/01/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHT 56 OF 123





D

C

B

A


D

C



B

A

Digital SMS




Analog SMS



Sudden Motion Sensor (SMS)	
SYNC_MASTER=YWU_K20	SYNC_DATE=06/17/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHT 59	OF 123



Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
Any of the 4 frequencies can be selected
with R6190, R6191, R5190 and R5191

SPI ROM

SYNC_MASTER=M98_MLB

SYNC_DATE=05/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	CEP	DRAWING NUMBER
--	-----	----------------



APPLE INC.

SIZE
D

SIZE	DRAWING NUMBER
------	----------------


051-7656


SCALE	

SCALE	

HT


31






AUDIO: LINE IN		
SYNC_MASTER=AUDIO_K20		SYNC_DATE=09/29/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		63	123





AUDIO:SPEAKER AMP

SYNC_MASTER=AUDIO_K20

SYNC_DATE=09/29/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		66	123





D

C

B

A

D

C

B

A

D




B





A













CPU VTT Power Supply		
SYNC_MASTER=RXU_K20		SYNC_DATE=05/21/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		76	123

1.8V S0 Switcher / 1.0VFW SWITCHER

S5 power required for output discharge feature



MCP79 PLL VLDO

PP3V3 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO


PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO


PP1V8 S0 MCP PLL VLDO

PP1V8 S0 MCP PLL VLDO


FW BOOST POWER



EXPRESSCARD 1.5V_S0 SUPPLY




MCP 1.05V AUXC Supply



Misc Power Supplies	
SYNC_MASTER=RXU_K20	SYNC_DATE=05/21/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	77	123






State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0


IG	high
SG	PM_ALL_GPU_PGOOD

- G96 GPU requires rails to come up in the following order:
- 1) 1.1V
 - 2) GPU_3.3V
 - 3) GPUVCORE
 - 4) GDDR3 1.8V
- BOMOPTION: EG

Power Control	
SYNC_MASTER=YMA_K20	SYNC_DATE=09/09/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

Apple Inc.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE	NONE	SHT	OF
		78	123





8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:

- =PPVCORE_GPU
- =PPIV8_GPU_FBVDDQ

Signal aliases required by this page:





(NONE)

BOM options provided by this page:

(NONE)

=PPVCORE_GPU



???A @ ???MHz Core/Mem Clk for VDD



=PPIV8_GPU_FBVDDQ

Nvidia PRD for GB-128 uses 4x4.7uF, 8x0.47uF, 16x0.1uF

???A @ ???MHz 1.8V GDDR3

U8000
NB9P-GS
BGA
SYMBOL 9 OF 9

L11
L12
L13
L14
L15
L16
L17
L18
L19
L20
L21
L22
L23
L24
L25
M12
M14
M16
M18
M20
M22
M24
P11
P13
P15
P17
P19
P21
P23
P25
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
T12
T14
T16
T18
T20
T22
T24
V11
V13
V15
V17

VDD

VDD

U8000
NB9P-GS
BGA
SYMBOL 7 OF 9

B18
J17
U27
AB29
AC27
AD27
AE27
AF28
G8
G9
G17
G18
G22
H29
J14
J15
J16

FBVDDQ

FBVDDQ

U8000
NB9P-GS
BGA
SYMBOL 8 OF 9

B3
B6
B9
B12
B15
B21
B24
B27
B30
B33
C2
C34
E6
E9
E12
E15
E18
E24
E27
E30
F2
F5
F31
F34
J2
J5
J31
J34
L9
M2
M5
M11
M13
M15
M17
M19
M21
M25
M31
M34
M11
M12
M13
M14
M15
M16
M17
M19
M21
M25
M31
M34
N11
N12
N13
N14
N15
N16
N17
N18
N19
N20
N21
N22
N23
N24
N25
P12
P14
P16
P18
P20
P22
P24
R2
R5
R31
R34
T11
T13
T15
T17
T19
T21
T23
T25
U11
U12
U13
U14
U15
U16
U17
U18
U19
U20
U21
U22
U23
U24
U25
V2
V5
V9
V12
V14
V16

GND

GND

V18
V20
V22
V24
V31
Y11
Y19
Y17
Y19
Y21
Y23
Y25
AA2
AA5
AA11
AA12
AA13
AA14
AA15
AA16
AA17
AA18
AA19
AA20
AA21
AA22
AA23
AA24
AA25
AA34
AB1
AB12
AB14
AB16
AB18
AB20
AB22
AB24
AC9
AD2
AD5
AD11
AD13
AD15
AD17
AD21
AD23
AD25
AD31
AD34
AE11
AE12
AE13
AE14
AE15
AE16
AE17
AE18
AE19
AE20
AE21
AE22
AE23
AE24
AE25
AG2
AG5
AG31
AG34
AK2
AK5
AP33
AK31
AK34
AL6
AL9
AL12
AL15
AL18
AL21
AL24
AL27
AL30
AN2
AN34
AP3
AP6
AP9
AP12
AP15
AP18
AP21
AP24
AP27
AP30

NV G96 CORE/FB POWER

SYNC_MASTER=M98_MLS

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-7656

SHT


81

OF

123

REV.

31



Page Notes

Power aliases required by this page:

- =PPLV2_GPU_FBPLLAVDD
- =PPLV8_GPU_FBIO

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

U8000
NB9P-GS
BGA
SYMBOL 3 OF 9

U8000
NB9P-GS
BGA
SYMBOL 4 OF 9

NV G96 FRAME BUFFER I/F

SYNC_MASTER=K20_MLS SYNC_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-7656		REV. 31
	SCALE NONE	SHT 82	OF 123





Page Notes

Power aliases required by this page:

- PP1V8_S0_FB_VDD
- PP1V8_S0_FB_VREF_B

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

VRAM4

GDDR3 Frame Buffer B (Bottom)	
SYNC_MASTER=M98_MLS	SYNC_DATE=04/01/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

DRAWING NUMBER		REV.	
051-7656		31	
SCALE		SIT	
NONE		85	
OF		123	



Page Notes

Power aliases required by this page:


- =PP3V3_GPU_VDD33
- =PP3V3_GPU_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



U8000 NB9P-CS BGA SYMBOL 6 OF 9			
VDD33_1	K1	GPU_GPIO_0	81
VDD33_2	K2	GPU_GPIO_1	81
VDD33_3	K3	GPU_GPIO_2	81
VDD33_4	H3	GPU_GPIO_3	81
VDD33_5	H2	GPU_GPIO_4	81
	H1	GPU_GPIO_5	81
	H4	GPU_GPIO_6	81
	H5	GPU_GPIO_7	81
	H6	GPU_GPIO_8	81
	J7	GPU_GPIO_9	81
	K4	GPU_GPIO_10	81
	K5	GPU_GPIO_11	81
	H7	GPU_GPIO_12	81
	J4	GPU_GPIO_13	81
	J6	GPU_GPIO_14	81
	L1	GPU_GPIO_15	81
	L2	GPU_GPIO_16	81
	L4	GPU_GPIO_17	81
	M4	GPU_GPIO_18	81
	L7	GPU_GPIO_19	81
	L5	GPU_GPIO_20	81
	K6	GPU_GPIO_21	81
	L6	GPU_GPIO_22	81
	M6	GPU_GPIO_23	81
	C7	GPU_HDA_SDI	81
	H7	GPU_HDA_SDO	81
	A7	GPU_HDA_SYNC	81
	D7	GPU_HDA_WCLK	81
	D6	GPU_HDA_RST_L	81
	A5	GPU_SPDIF	81
	A4	TP_GPU_BUFRST_L	81
	AP14	GPU_JTAG_TCK	81
	AM14	GPU_JTAG_TDI	81
	AM16	GPU_JTAG_TDO	81
	AR14	GPU_JTAG_TMS	81
	AP16	GPU_JTAG_TRST_L	81
	N4	GPU_MIOA_CLKIN	81
	R4	GPU_MIOA_CLKOUT_P	81
	T4	GPU_MIOA_CLKOUT_N	81
	P5	GPU_MIOA_CTL3	81
	N2	GPU_MIOA_DE	81
	N1	GPU_MIOA_D<0>	81
	P4	GPU_MIOA_D<1>	81
	P1	GPU_MIOA_D<2>	81
	P2	GPU_MIOA_D<3>	81
	P3	GPU_MIOA_D<4>	81
	T3	GPU_MIOA_D<5>	81
	T2	GPU_MIOA_D<6>	81
	T1	GPU_MIOA_D<7>	81
	U4	GPU_MIOA_D<8>	81
	U1	GPU_MIOA_D<9>	81
	U2	GPU_MIOA_D<10>	81
	U3	GPU_MIOA_D<11>	81
	R6	GPU_MIOA_D<12>	81
	T6	GPU_MIOA_D<13>	81
	N6	GPU_MIOA_D<14>	81
	N3	GPU_MIOA_HSYNC	81
	L3	GPU_MIOA_VSYNC	81
	AR1	GPU_MIOB_CLKIN	81
	V4	GPU_MIOB_CLKOUT_P	81
	W4	GPU_MIOB_CLKOUT_N	81
	N3	GPU_MIOB_CTL3	81
	V5	GPU_MIOB_DE	81
	Y1	GPU_MIOB_D<0>	81
	Y2	GPU_MIOB_D<1>	81
	Y3	GPU_MIOB_D<2>	81
	AR3	GPU_MIOB_D<3>	81
	AR2	GPU_MIOB_D<4>	81
	AC4	GPU_MIOB_D<5>	81
	AC1	GPU_MIOB_D<6>	81
	AC2	GPU_MIOB_D<7>	81
	AC3	GPU_MIOB_D<8>	81
	AR3	GPU_MIOB_D<9>	81
	AR2	GPU_MIOB_D<10>	81
	U6	GPU_MIOB_D<11>	81
	W6	GPU_MIOB_D<12>	81
	Y6	GPU_MIOB_D<13>	81
	W5	GPU_MIOB_D<14>	81
	W7	GPU_STRAP<0>	81
	V7	GPU_STRAP<1>	81
	W1	GPU_STRAP<2>	81
	W2	GPU_MIOB_HSYNC	81
	W2	GPU_MIOB_VSYNC	81
	R5	GPU_THERMD_P	81
	R4	GPU_THERMD_N	81
	C5	TP_GPU_PGOOD_OUT_L	81

NV G96 GPIO/MIO/MISC

SYNC_MASTER=K20_MLS

SYNC_DATE=09/24/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART






Other VID states may not be valid


BOM GROUP	BOM OPTIONS
GPUVID_0P90V	GPUVID2_1,GPUVID1_1,GPUVID0_1
GPUVID_1P00V	GPUVID2_0,GPUVID1_1,GPUVID0_1

 APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	89	123







D

C

B

A


D

C

B

A

Port Power Switch



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
514-0637	1	CONN, RCP, MDP, HB, 20P, P=0.6	J9400	CRITICAL	

DisplayPort Connector

SYNC_MASTER=K20_MLB SYNC_DATE=09/24/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	94	123

D

C

B


A

D

C

B

A



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2312	1	IC,ISL6236,DUAL PWM CNTRL,QFN32	U9500	CRITICAL	

1.1V / 1V8 FB Power Supply

SYNC_MASTER=RXU_K20 SYNC_DATE=05/21/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	95	123



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
3360027	1	IC, XPS-8, HP, CPLD, BLANK	U9600	CRITICAL	GMUX_SK_BLANK
34182354	1	IC, CPLD, LATTICE, 132CSBGA, K20	U9600	CRITICAL	GMUX_PROD

Graphics MUX (GMUX)

SYNC_MASTER=T18_MXMGMUX SYNC_DATE=02/13/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7656	31
SCALE		SHT	OF
NONE		96	123



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2413	1	IC, APP001A, WHF LED BKLGHT CTR, SCRN, QFN20	U9700	CRITICAL	

LCD BACKLIGHT DRIVER

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7656	31
SCALE	SHT	OF
NONE	97	123



LCD Backlight Support

SYNC_MASTER=VLEE_K20 SYNC_DATE=07/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHT 98	OF 123

Component Values:

- Capacitors: C9900 (2.2uF), C9982 (10pF), C9985 (4.7uF), C9901 (10pF), C9905 (4.7uF)
- Inductors: L9980 (2.2uH), L9900 (2.2uH)
- Resistors: R9982 (280K), R9983 (280K), R9900 (475K), R9901 (150K)

Output Voltage Calculation:

$$V_{out} = 0.6V \cdot (1 + R_a/R_b)$$


Output Specifications:




- 1.2V Output: 300mA max output (Switcher limit), f = 2.25 MHz
- 2.5V Output: 0.3A max output (Switcher limit), f = 2.25 MHz

PART#	QTY	DESCRIPTION	REFERENCE
11480428	1	RES,MTL FILM,1/16W,150K,1.0402,SMD,LF	
11480447	1	RES,MTL FILM,1/16W,237K,1.0402,SMD,LF	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
11480428	1	RES,MTL FILM,1/16W,150K,1.0402,SMD,LF	R9901		GHEUX_2V5
11480447	1	RES,MTL FILM,1/16W,237K,1.0402,SMD,LF	R9901		GHEUX_1V8

Misc Power Supplies	
SYNC_MASTER=RXU_K20	SYNC_DATE=05/07/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7656	REV. 31
	SCALE NONE	SHT 99 OF 123	

	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																					
D	Memory Bus Constraints																																																																																																																																																																																																																																																																																																																																																																																																																																																												
	<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>MEM_40S</td><td>*</td><td>=40_OHM_SE</td><td>=40_OHM_SE</td><td>=40_OHM_SE</td><td>=40_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr><tr><td>MEM_40S_VDD</td><td>*</td><td>=40_OHM_SE</td><td>=40_OHM_SE</td><td>=40_OHM_SE</td><td>=40_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr><tr><td>MEM_70D</td><td>*</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td></tr><tr><td>MEM_70D_VDD</td><td>*</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td><td>=70_OHM_DIFF</td></tr></table> <table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>MEM_CLK2MEM</td><td>*</td><td>=4:1_SPACING</td><td>?</td></tr><tr><td>MEM_CTRL2CTRL</td><td>*</td><td>=2:1_SPACING</td><td>?</td></tr><tr><td>MEM_CTRL2MEM</td><td>*</td><td>=2.5:1_SPACING</td><td>?</td></tr><tr><td>MEM_CMD2CMD</td><td>*</td><td>=1.5:1_SPACING</td><td>?</td></tr><tr><td>MEM_CMD2MEM</td><td>*</td><td>=3:1_SPACING</td><td>?</td></tr><tr><td>MEM_DATA2DATA</td><td>*</td><td>=1.5:1_SPACING</td><td>?</td></tr><tr><td>MEM_DATA2MEM</td><td>*</td><td>=3:1_SPACING</td><td>?</td></tr><tr><td>MEM_DQS2MEM</td><td>*</td><td>=3:1_SPACING</td><td>?</td></tr><tr><td>MEM_20THER</td><td>*</td><td>25 MIL</td><td>?</td></tr></table>								PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD	MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD	MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	MEM_CLK2MEM	*	=4:1_SPACING	?	MEM_CTRL2CTRL	*	=2:1_SPACING	?	MEM_CTRL2MEM	*	=2.5:1_SPACING	?	MEM_CMD2CMD	*	=1.5:1_SPACING	?	MEM_CMD2MEM	*	=3:1_SPACING	?	MEM_DATA2DATA	*	=1.5:1_SPACING	?	MEM_DATA2MEM	*	=3:1_SPACING	?	MEM_DQS2MEM	*	=3:1_SPACING	?	MEM_20THER	*	25 MIL	?																																																																																																																																																																																																																																																																																																																																																																					
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																																																																																																																																																																																																						
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																						
MEM_40S_VDD	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																						
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF																																																																																																																																																																																																																																																																																																																																																																																																																																																						
MEM_70D_VDD	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF																																																																																																																																																																																																																																																																																																																																																																																																																																																						
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CLK2MEM	*	=4:1_SPACING	?																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CTRL2CTRL	*	=2:1_SPACING	?																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CTRL2MEM	*	=2.5:1_SPACING	?																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CMD2CMD	*	=1.5:1_SPACING	?																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CMD2MEM	*	=3:1_SPACING	?																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_DATA2DATA	*	=1.5:1_SPACING	?																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_DATA2MEM	*	=3:1_SPACING	?																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_DQS2MEM	*	=3:1_SPACING	?																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_20THER	*	25 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																										
C	Memory Bus Spacing Group Assignments																																																																																																																																																																																																																																																																																																																																																																																																																																																												
	<table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>MEM_CLK</td><td>MEM_CLK</td><td>*</td><td>MEM_CLK2MEM</td></tr><tr><td>MEM_CLK</td><td>MEM_CTRL</td><td>*</td><td>MEM_CLK2MEM</td></tr><tr><td>MEM_CLK</td><td>MEM_CMD</td><td>*</td><td>MEM_CLK2MEM</td></tr><tr><td>MEM_CLK</td><td>MEM_DATA</td><td>*</td><td>MEM_CLK2MEM</td></tr><tr><td>MEM_CLK</td><td>MEM_DQS</td><td>*</td><td>MEM_CLK2MEM</td></tr></table> <table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>MEM_CMD</td><td>MEM_CMD</td><td>*</td><td>MEM_CMD2MEM</td></tr><tr><td>MEM_CMD</td><td>MEM_CTRL</td><td>*</td><td>MEM_CMD2MEM</td></tr><tr><td>MEM_CMD</td><td>MEM_CMD</td><td>*</td><td>MEM_CMD2CMD</td></tr><tr><td>MEM_CMD</td><td>MEM_DATA</td><td>*</td><td>MEM_CMD2MEM</td></tr><tr><td>MEM_CMD</td><td>MEM_DQS</td><td>*</td><td>MEM_CMD2MEM</td></tr></table> <table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>MEM_CTRL</td><td>MEM_CLK</td><td>*</td><td>MEM_CTRL2MEM</td></tr><tr><td>MEM_CTRL</td><td>MEM_CTRL</td><td>*</td><td>MEM_CTRL2CTRL</td></tr><tr><td>MEM_CTRL</td><td>MEM_CMD</td><td>*</td><td>MEM_CTRL2MEM</td></tr><tr><td>MEM_CTRL</td><td>MEM_DATA</td><td>*</td><td>MEM_CTRL2MEM</td></tr><tr><td>MEM_CTRL</td><td>MEM_DQS</td><td>*</td><td>MEM_CTRL2MEM</td></tr></table> <table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>MEM_DQS</td><td>MEM_CLK</td><td>*</td><td>MEM_DQS2MEM</td></tr><tr><td>MEM_DQS</td><td>MEM_CTRL</td><td>*</td><td>MEM_DQS2MEM</td></tr><tr><td>MEM_DQS</td><td>MEM_CMD</td><td>*</td><td>MEM_DQS2MEM</td></tr><tr><td>MEM_DQS</td><td>MEM_DATA</td><td>*</td><td>MEM_DQS2MEM</td></tr><tr><td>MEM_DQS</td><td>MEM_DQS</td><td>*</td><td>MEM_DQS2MEM</td></tr></table> <table><tr><th>NET_SPACING_TYPE1</th><th>NET_SPACING_TYPE2</th><th>AREA_TYPE</th><th>SPACING_RULE_SET</th></tr><tr><td>MEM_CLK</td><td>*</td><td>*</td><td>MEM_20THER</td></tr><tr><td>MEM_CTRL</td><td>*</td><td>*</td><td>MEM_20THER</td></tr><tr><td>MEM_CMD</td><td>*</td><td>*</td><td>MEM_20THER</td></tr><tr><td>MEM_DATA</td><td>*</td><td>*</td><td>MEM_20THER</td></tr><tr><td>MEM_DQS</td><td>*</td><td>*</td><td>MEM_20THER</td></tr></table>								NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_CLK	MEM_CLK	*	MEM_CLK2MEM	MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM	MEM_CLK	MEM_CMD	*	MEM_CLK2MEM	MEM_CLK	MEM_DATA	*	MEM_CLK2MEM	MEM_CLK	MEM_DQS	*	MEM_CLK2MEM	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_CMD	MEM_CMD	*	MEM_CMD2MEM	MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM	MEM_CMD	MEM_CMD	*	MEM_CMD2CMD	MEM_CMD	MEM_DATA	*	MEM_CMD2MEM	MEM_CMD	MEM_DQS	*	MEM_CMD2MEM	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM	MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL	MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM	MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM	MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_DQS	MEM_CLK	*	MEM_DQS2MEM	MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM	MEM_DQS	MEM_CMD	*	MEM_DQS2MEM	MEM_DQS	MEM_DATA	*	MEM_DQS2MEM	MEM_DQS	MEM_DQS	*	MEM_DQS2MEM	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_CLK	*	*	MEM_20THER	MEM_CTRL	*	*	MEM_20THER	MEM_CMD	*	*	MEM_20THER	MEM_DATA	*	*	MEM_20THER	MEM_DQS	*	*	MEM_20THER																																																																																																																																																																																																																																																																																																																													
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CLK	MEM_CTRL	*	MEM_CLK2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CLK	MEM_CMD	*	MEM_CLK2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CLK	MEM_DATA	*	MEM_CLK2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CLK	MEM_DQS	*	MEM_CLK2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CMD	MEM_CMD	*	MEM_CMD2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CMD	MEM_DATA	*	MEM_CMD2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CMD	MEM_DQS	*	MEM_CMD2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CTRL	MEM_CLK	*	MEM_CTRL2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CTRL	MEM_CMD	*	MEM_CTRL2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CTRL	MEM_DATA	*	MEM_CTRL2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CTRL	MEM_DQS	*	MEM_CTRL2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_DQS	MEM_CLK	*	MEM_DQS2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_DQS	MEM_DATA	*	MEM_DQS2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_DQS	MEM_DQS	*	MEM_DQS2MEM																																																																																																																																																																																																																																																																																																																																																																																																																																																										
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CLK	*	*	MEM_20THER																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CTRL	*	*	MEM_20THER																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_CMD	*	*	MEM_20THER																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_DATA	*	*	MEM_20THER																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MEM_DQS	*	*	MEM_20THER																																																																																																																																																																																																																																																																																																																																																																																																																																																										
B	Need to support MEM*--style wildcards!																																																																																																																																																																																																																																																																																																																																																																																																																																																												
	<p>DDR2:</p> <p>DQ signals should be matched within 20 ps of associated DQS pair.</p> <p>DQS intra-pair matching should be within 1 ps, no inter-pair matching requirement.</p> <p>All DQS pairs should be matched within 100 ps of clocks.</p> <p>CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 140 ps.</p> <p>A/BA/cmd signals should be matched within 75 ps, no CLK matching requirement.</p> <p>All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).</p> <p>DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.</p> <p>DDR3:</p> <p>DQ signals should be matched within 5 ps of associated DQS pair.</p> <p>DQS intra-pair matching should be within 1 ps, inter-pair matching should be within 180 ps</p> <p>No DQS to clock matching requirement.</p> <p>CLK intra-pair matching should be within 1 ps, inter-pair matching should be within 2 ps.</p> <p>A/BA/cmd signals should be matched within 5 ps of CLK pairs.</p> <p>All memory signals maximum length is 1.005 ps. CLK minimum length is 594 ps (lengths include substrate).</p> <p>DQ/A/BA/cmd signal spacing is 3x dielectric, DQS/CLK is 4x dielectric.</p> <p>SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3</p> <p>SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2</p>																																																																																																																																																																																																																																																																																																																																																																																																																																																												
A	MCP MEM COMP Signal Constraints																																																																																																																																																																																																																																																																																																																																																																																																																																																												
	<table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>MCP_MEM_COMP</td><td>*</td><td>Y</td><td>7 MIL</td><td>7 MIL</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr></table> <table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>MCP_MEM_COMP</td><td>*</td><td>8 MIL</td><td>?</td></tr></table> <p>SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.3.4</p>								PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	MCP_MEM_COMP	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																													
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																																																																																																																																																																																																																																																																																																																																																																						
MCP_MEM_COMP	*	Y	7 MIL	7 MIL	=STANDARD	=STANDARD	=STANDARD																																																																																																																																																																																																																																																																																																																																																																																																																																																						
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																																																																																																										
MCP_MEM_COMP	*	8 MIL	?																																																																																																																																																																																																																																																																																																																																																																																																																																																										
Memory Net Properties																																																																																																																																																																																																																																																																																																																																																																																																																																																													
<table><tr><th rowspan="2">ELECTRICAL_CONSTRAINT_SET</th><th colspan="2">NET_TYPE</th><th rowspan="2"></th><th rowspan="2"></th></tr><tr><th>PHYSICAL</th><th>SPACING</th></tr><tr><td>MEM_A_CLK</td><td>MEM_70D_VDD</td><td>MEM_CLK</td><td>MEM A CLK P<5..0></td><td>15 27</td></tr><tr><td>MEM_A_CLK</td><td>MEM_70D_VDD</td><td>MEM_CLK</td><td>MEM A CLK N<5..0></td><td>15 27</td></tr><tr><td>MEM_A_CTRL</td><td>MEM_40S_VDD</td><td>MEM_CTRL</td><td>MEM A CKE<3..0></td><td>15 27</td></tr><tr><td>MEM_A_CTRL</td><td>MEM_40S_VDD</td><td>MEM_CTRL</td><td>MEM A CS L<3..0></td><td>15 27</td></tr><tr><td>MEM_A_CTRL</td><td>MEM_40S_VDD</td><td>MEM_CTRL</td><td>MEM A ODT<3..0></td><td>15 27</td></tr><tr><td>MEM_A_CMD</td><td>MEM_40S_VDD</td><td>MEM_CMD</td><td>MEM A A<14..0></td><td>15 27</td></tr><tr><td>MEM_A_CMD</td><td>MEM_40S_VDD</td><td>MEM_CMD</td><td>MEM A BA<2..0></td><td>15 27</td></tr><tr><td>MEM_A_CMD</td><td>MEM_40S_VDD</td><td>MEM_CMD</td><td>MEM A RAS L</td><td>15 27</td></tr><tr><td>MEM_A_CMD</td><td>MEM_40S_VDD</td><td>MEM_CMD</td><td>MEM A CAS L</td><td>15 27</td></tr><tr><td>MEM_A_CMD</td><td>MEM_40S_VDD</td><td>MEM_CMD</td><td>MEM A WE L</td><td>15 27</td></tr><tr><td>MEM_A_DQ_BYTE0</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DQ<7..0></td><td>15 27</td></tr><tr><td>MEM_A_DQ_BYTE1</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DQ<15..8></td><td>15 27</td></tr><tr><td>MEM_A_DQ_BYTE2</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DQ<23..16></td><td>15 27</td></tr><tr><td>MEM_A_DQ_BYTE3</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DQ<31..24></td><td>15 27</td></tr><tr><td>MEM_A_DQ_BYTE4</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DQ<39..32></td><td>15 27</td></tr><tr><td>MEM_A_DQ_BYTE5</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DQ<47..40></td><td>15 27</td></tr><tr><td>MEM_A_DQ_BYTE6</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DQ<55..48></td><td>15 27</td></tr><tr><td>MEM_A_DQ_BYTE7</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DQ<63..56></td><td>15 27</td></tr><tr><td>MEM_A_DQ_BYTE0</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DM<0></td><td>15 27</td></tr><tr><td>MEM_A_DQ_BYTE1</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DM<1></td><td>15 27</td></tr><tr><td>MEM_A_DQ_BYTE2</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DM<2></td><td>15 27</td></tr><tr><td>MEM_A_DQ_BYTE3</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DM<3></td><td>15 27</td></tr><tr><td>MEM_A_DQ_BYTE4</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DM<4></td><td>15 27</td></tr><tr><td>MEM_A_DQ_BYTE5</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DM<5></td><td>15 27</td></tr><tr><td>MEM_A_DQ_BYTE6</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DM<6></td><td>15 27</td></tr><tr><td>MEM_A_DQ_BYTE7</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM A DM<7></td><td>15 27</td></tr><tr><td>MEM_A_DQS0</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS P<0></td><td>15 27</td></tr><tr><td>MEM_A_DQS0</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS N<0></td><td>15 27</td></tr><tr><td>MEM_A_DQS1</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS P<1></td><td>15 27</td></tr><tr><td>MEM_A_DQS1</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS N<1></td><td>15 27</td></tr><tr><td>MEM_A_DQS2</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS P<2></td><td>15 27</td></tr><tr><td>MEM_A_DQS2</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS N<2></td><td>15 27</td></tr><tr><td>MEM_A_DQS3</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS P<3></td><td>15 27</td></tr><tr><td>MEM_A_DQS3</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS N<3></td><td>15 27</td></tr><tr><td>MEM_A_DQS4</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS P<4></td><td>15 27</td></tr><tr><td>MEM_A_DQS4</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS N<4></td><td>15 27</td></tr><tr><td>MEM_A_DQS5</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS P<5></td><td>15 27</td></tr><tr><td>MEM_A_DQS5</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS N<5></td><td>15 27</td></tr><tr><td>MEM_A_DQS6</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS P<6></td><td>15 27</td></tr><tr><td>MEM_A_DQS6</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS N<6></td><td>15 27</td></tr><tr><td>MEM_A_DQS7</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS P<7></td><td>15 27</td></tr><tr><td>MEM_A_DQS7</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM A DQS N<7></td><td>15 27</td></tr><tr><td>MEM_B_CLK</td><td>MEM_70D_VDD</td><td>MEM_CLK</td><td>MEM B CLK P<5..0></td><td>15 28</td></tr><tr><td>MEM_B_CLK</td><td>MEM_70D_VDD</td><td>MEM_CLK</td><td>MEM B CLK N<5..0></td><td>15 28</td></tr><tr><td>MEM_B_CTRL</td><td>MEM_40S_VDD</td><td>MEM_CTRL</td><td>MEM B CKE<3..0></td><td>15 28</td></tr><tr><td>MEM_B_CTRL</td><td>MEM_40S_VDD</td><td>MEM_CTRL</td><td>MEM B CS L<3..0></td><td>15 28</td></tr><tr><td>MEM_B_CTRL</td><td>MEM_40S_VDD</td><td>MEM_CTRL</td><td>MEM B ODT<3..0></td><td>15 28</td></tr><tr><td>MEM_B_CMD</td><td>MEM_40S_VDD</td><td>MEM_CMD</td><td>MEM B A<14..0></td><td>15 28</td></tr><tr><td>MEM_B_CMD</td><td>MEM_40S_VDD</td><td>MEM_CMD</td><td>MEM B BA<2..0></td><td>15 28</td></tr><tr><td>MEM_B_CMD</td><td>MEM_40S_VDD</td><td>MEM_CMD</td><td>MEM B RAS L</td><td>15 28</td></tr><tr><td>MEM_B_CMD</td><td>MEM_40S_VDD</td><td>MEM_CMD</td><td>MEM B CAS L</td><td>15 28</td></tr><tr><td>MEM_B_CMD</td><td>MEM_40S_VDD</td><td>MEM_CMD</td><td>MEM B WE L</td><td>15 28</td></tr><tr><td>MEM_B_DQ_BYTE0</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM B DQ<7..0></td><td>15 28</td></tr><tr><td>MEM_B_DQ_BYTE1</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM B DQ<15..8></td><td>15 28</td></tr><tr><td>MEM_B_DQ_BYTE2</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM B DQ<23..16></td><td>15 28</td></tr><tr><td>MEM_B_DQ_BYTE3</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM B DQ<31..24></td><td>15 28</td></tr><tr><td>MEM_B_DQ_BYTE4</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM B DQ<39..32></td><td>15 28</td></tr><tr><td>MEM_B_DQ_BYTE5</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM B DQ<47..40></td><td>15 28</td></tr><tr><td>MEM_B_DQ_BYTE6</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM B DQ<55..48></td><td>15 28</td></tr><tr><td>MEM_B_DQ_BYTE7</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM B DQ<63..56></td><td>15 28</td></tr><tr><td>MEM_B_DQ_BYTE0</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM B DM<0></td><td>15 28</td></tr><tr><td>MEM_B_DQ_BYTE1</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM B DM<1></td><td>15 28</td></tr><tr><td>MEM_B_DQ_BYTE2</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM B DM<2></td><td>15 28</td></tr><tr><td>MEM_B_DQ_BYTE3</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM B DM<3></td><td>15 28</td></tr><tr><td>MEM_B_DQ_BYTE4</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM B DM<4></td><td>15 28</td></tr><tr><td>MEM_B_DQ_BYTE5</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM B DM<5></td><td>15 28</td></tr><tr><td>MEM_B_DQ_BYTE6</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM B DM<6></td><td>15 28</td></tr><tr><td>MEM_B_DQ_BYTE7</td><td>MEM_40S</td><td>MEM_DATA</td><td>MEM B DM<7></td><td>15 28</td></tr><tr><td>MEM_B_DQS0</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM B DQS P<0></td><td>15 28</td></tr><tr><td>MEM_B_DQS0</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM B DQS N<0></td><td>15 28</td></tr><tr><td>MEM_B_DQS1</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM B DQS P<1></td><td>15 28</td></tr><tr><td>MEM_B_DQS1</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM B DQS N<1></td><td>15 28</td></tr><tr><td>MEM_B_DQS2</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM B DQS P<2></td><td>15 28</td></tr><tr><td>MEM_B_DQS2</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM B DQS N<2></td><td>15 28</td></tr><tr><td>MEM_B_DQS3</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM B DQS P<3></td><td>15 28</td></tr><tr><td>MEM_B_DQS3</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM B DQS N<3></td><td>15 28</td></tr><tr><td>MEM_B_DQS4</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM B DQS P<4></td><td>15 28</td></tr><tr><td>MEM_B_DQS4</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM B DQS N<4></td><td>15 28</td></tr><tr><td>MEM_B_DQS5</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM B DQS P<5></td><td>15 28</td></tr><tr><td>MEM_B_DQS5</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM B DQS N<5></td><td>15 28</td></tr><tr><td>MEM_B_DQS6</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM B DQS P<6></td><td>15 28</td></tr><tr><td>MEM_B_DQS6</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM B DQS N<6></td><td>15 28</td></tr><tr><td>MEM_B_DQS7</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM B DQS P<7></td><td>15 28</td></tr><tr><td>MEM_B_DQS7</td><td>MEM_70D</td><td>MEM_DQS</td><td>MEM B DQS N<7></td><td>15 28</td></tr><tr><td>MCP_MEM_COMP</td><td>MCP_MEM_COMP</td><td>MCP_MEM_COMP</td><td>MCP MEM COMP VDD</td><td>16</td></tr><tr><td>MCP_MEM_COMP</td><td>MCP_MEM_COMP</td><td>MCP_MEM_COMP</td><td>MCP MEM COMP GND</td><td>16</td></tr></table>									ELECTRICAL_CONSTRAINT_SET	NET_TYPE				PHYSICAL	SPACING	MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0>	15 27	MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>	15 27	MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	15 27	MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM A CS L<3..0>	15 27	MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	15 27	MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	15 27	MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	15 27	MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L	15 27	MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L	15 27	MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L	15 27	MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	15 27	MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	15 27	MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	15 27	MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	15 27	MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	15 27	MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	15 27	MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	15 27	MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	15 27	MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>	15 27	MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>	15 27	MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>	15 27	MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>	15 27	MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>	15 27	MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>	15 27	MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>	15 27	MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>	15 27	MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	15 27	MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	15 27	MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	15 27	MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	15 27	MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	15 27	MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	15 27	MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	15 27	MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	15 27	MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	15 27	MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	15 27	MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	15 27	MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	15 27	MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	15 27	MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	15 27	MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	15 27	MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	15 27	MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>	15 28	MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>	15 28	MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>	15 28	MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM B CS L<3..0>	15 28	MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>	15 28	MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>	15 28	MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>	15 28	MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L	15 28	MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L	15 28	MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L	15 28	MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	15 28	MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	15 28	MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	15 28	MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	15 28	MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	15 28	MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	15 28	MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	15 28	MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	15 28	MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>	15 28	MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>	15 28	MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>	15 28	MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>	15 28	MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>	15 28	MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>	15 28	MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>	15 28	MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>	15 28	MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15 28	MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15 28	MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15 28	MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15 28	MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	15 28	MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	15 28	MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15 28	MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	15 28	MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15 28	MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	15 28	MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	15 28	MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	15 28	MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	15 28	MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	15 28	MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15 28	MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	15 28	MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	16	MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	16
ELECTRICAL_CONSTRAINT_SET	NET_TYPE																																																																																																																																																																																																																																																																																																																																																																																																																																																												
	PHYSICAL	SPACING																																																																																																																																																																																																																																																																																																																																																																																																																																																											
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK P<5..0>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_CLK	MEM_70D_VDD	MEM_CLK	MEM A CLK N<5..0>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM A CKE<3..0>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM A CS L<3..0>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_CTRL	MEM_40S_VDD	MEM_CTRL	MEM A ODT<3..0>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A A<14..0>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A BA<2..0>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A RAS L	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A CAS L	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_CMD	MEM_40S_VDD	MEM_CMD	MEM A WE L	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DQ<7..0>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DQ<15..8>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DQ<23..16>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DQ<31..24>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DQ<39..32>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DQ<47..40>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DQ<55..48>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DQ<63..56>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQ_BYTE0	MEM_40S	MEM_DATA	MEM A DM<0>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQ_BYTE1	MEM_40S	MEM_DATA	MEM A DM<1>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQ_BYTE2	MEM_40S	MEM_DATA	MEM A DM<2>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQ_BYTE3	MEM_40S	MEM_DATA	MEM A DM<3>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQ_BYTE4	MEM_40S	MEM_DATA	MEM A DM<4>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQ_BYTE5	MEM_40S	MEM_DATA	MEM A DM<5>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQ_BYTE6	MEM_40S	MEM_DATA	MEM A DM<6>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQ_BYTE7	MEM_40S	MEM_DATA	MEM A DM<7>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS P<0>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQS0	MEM_70D	MEM_DQS	MEM A DQS N<0>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS P<1>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQS1	MEM_70D	MEM_DQS	MEM A DQS N<1>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS P<2>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQS2	MEM_70D	MEM_DQS	MEM A DQS N<2>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS P<3>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQS3	MEM_70D	MEM_DQS	MEM A DQS N<3>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS P<4>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQS4	MEM_70D	MEM_DQS	MEM A DQS N<4>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS P<5>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQS5	MEM_70D	MEM_DQS	MEM A DQS N<5>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS P<6>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQS6	MEM_70D	MEM_DQS	MEM A DQS N<6>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS P<7>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_A_DQS7	MEM_70D	MEM_DQS	MEM A DQS N<7>	15 27																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK P<5..0>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_CLK	MEM_70D_VDD	MEM_CLK	MEM B CLK N<5..0>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM B CKE<3..0>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM B CS L<3..0>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_CTRL	MEM_40S_VDD	MEM_CTRL	MEM B ODT<3..0>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B A<14..0>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B BA<2..0>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B RAS L	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B CAS L	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_CMD	MEM_40S_VDD	MEM_CMD	MEM B WE L	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DQ<7..0>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DQ<15..8>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DQ<23..16>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DQ<31..24>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DQ<39..32>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DQ<47..40>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DQ<55..48>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DQ<63..56>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQ_BYTE0	MEM_40S	MEM_DATA	MEM B DM<0>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQ_BYTE1	MEM_40S	MEM_DATA	MEM B DM<1>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQ_BYTE2	MEM_40S	MEM_DATA	MEM B DM<2>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQ_BYTE3	MEM_40S	MEM_DATA	MEM B DM<3>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQ_BYTE4	MEM_40S	MEM_DATA	MEM B DM<4>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQ_BYTE5	MEM_40S	MEM_DATA	MEM B DM<5>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQ_BYTE6	MEM_40S	MEM_DATA	MEM B DM<6>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQ_BYTE7	MEM_40S	MEM_DATA	MEM B DM<7>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS P<0>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQS0	MEM_70D	MEM_DQS	MEM B DQS N<0>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS P<1>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQS1	MEM_70D	MEM_DQS	MEM B DQS N<1>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS P<2>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQS2	MEM_70D	MEM_DQS	MEM B DQS N<2>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS P<3>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQS3	MEM_70D	MEM_DQS	MEM B DQS N<3>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS P<4>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQS4	MEM_70D	MEM_DQS	MEM B DQS N<4>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS P<5>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQS5	MEM_70D	MEM_DQS	MEM B DQS N<5>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS P<6>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQS6	MEM_70D	MEM_DQS	MEM B DQS N<6>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS P<7>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MEM_B_DQS7	MEM_70D	MEM_DQS	MEM B DQS N<7>	15 28																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP VDD	16																																																																																																																																																																																																																																																																																																																																																																																																																																																									
MCP_MEM_COMP	MCP_MEM_COMP	MCP_MEM_COMP	MCP MEM COMP GND	16																																																																																																																																																																																																																																																																																																																																																																																																																																																									
<table><tr><td colspan="3">Memory Constraints</td></tr><tr><td colspan="2">SYNC_MASTER=M98_MLB</td><td>SYNC_DATE=04/01/2008</td></tr><tr><td colspan="3">NOTICE OF PROPRIETARY PROPERTY</td></tr><tr><td colspan="3">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr><tr><td colspan="3">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr><tr><td colspan="3">II NOT TO REPRODUCE OR COPY IT</td></tr><tr><td colspan="3">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr></table> <table><tr><td rowspan="2"> APPLE INC.</td><td>SIZE</td><td>DRAWING NUMBER</td><td>REV.</td></tr><tr><td>D</td><td>051-7656</td><td>31</td></tr><tr><td rowspan="2"></td><td>SCALE</td><td>SHT</td><td>OF</td></tr><tr><td>NONE</td><td>101</td><td>123</td></tr></table>									Memory Constraints			SYNC_MASTER=M98_MLB		SYNC_DATE=04/01/2008	NOTICE OF PROPRIETARY PROPERTY			THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			II NOT TO REPRODUCE OR COPY IT			III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			 APPLE INC.	SIZE	DRAWING NUMBER	REV.	D	051-7656	31		SCALE	SHT	OF	NONE	101	123																																																																																																																																																																																																																																																																																																																																																																																																																		
Memory Constraints																																																																																																																																																																																																																																																																																																																																																																																																																																																													
SYNC_MASTER=M98_MLB		SYNC_DATE=04/01/2008																																																																																																																																																																																																																																																																																																																																																																																																																																																											
NOTICE OF PROPRIETARY PROPERTY																																																																																																																																																																																																																																																																																																																																																																																																																																																													
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																																																																																																																																																																																																																																																																																																																																																																																																																													
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																																																																																																																																																																																																																																																																																																																																																																																																																													
II NOT TO REPRODUCE OR COPY IT																																																																																																																																																																																																																																																																																																																																																																																																																																																													
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																																																																																																																																																																																																																																																																																																																																																																																																													
 APPLE INC.	SIZE	DRAWING NUMBER	REV.																																																																																																																																																																																																																																																																																																																																																																																																																																																										
	D	051-7656	31																																																																																																																																																																																																																																																																																																																																																																																																																																																										
	SCALE	SHT	OF																																																																																																																																																																																																																																																																																																																																																																																																																																																										
	NONE	101	123																																																																																																																																																																																																																																																																																																																																																																																																																																																										
	8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																																																																																																					

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_BIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP, BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
MCP_DEBUG	PC1 558	PC1	MCP_DEBUG<7..0>	13 19
PC1_AD	PC1 558	PC1	PC1_AD<23..8>	
PC1_AD24	PC1 558	PC1	PC1_AD<24>	
PC1_AD	PC1 558	PC1	PC1_AD<31..25>	
PC1_AD	PC1 558	PC1	PC1_PAR	
PC1_CBE_L	PC1 558	PC1	PC1_CBE_L<3..0>	
PC1_CNTL	PC1 558	PC1	PC1_TRDY_L	
PC1_CNTL	PC1 558	PC1	PC1_DEVSEL_L	
PC1_CNTL	PC1 558	PC1	PC1_PERR_L	
PC1_CNTL	PC1 558	PC1	PC1_SERR_L	
PC1_CNTL	PC1 558	PC1	PC1_STOP_L	
PC1_CNTL	PC1 558	PC1	PC1_TRDY_L	
PC1_CNTL	PC1 558	PC1	PC1_FRAME_L	
PC1_REQ0_L	PC1 558	PC1	PC1_REQ0_L	19
PC1_GNT0_L	PC1 558	PC1	PC1_GNT0_L	
PC1_REQ1_L	PC1 558	PC1	PC1_REQ1_L	19
PC1_GNT1_L	PC1 558	PC1	PC1_GNT1_L	
PC1_INTM_L	PC1 558	PC1	PC1_INTW_L	
PC1_INTX_L	PC1 558	PC1	PC1_INTX_L	
PC1_INTY_L	PC1 558	PC1	PC1_INTY_L	
PC1_INTZ_L	PC1 558	PC1	PC1_INTZ_L	
MCP_PC1_CLK2	CLK_PC1 558	CLK_PC1	PC1_CLK33M MCP_R	19
	CLK_PC1 558	CLK_PC1	PC1_CLK33M MCP	
LPC_AD	LPC 558	LPC	LPC_AD<3..0>	7 19 41
LPC_FRAME_L	LPC 558	LPC	LPC_FRAME_L	
LPC_RESET_L	LPC 558	LPC	LPC_RESET_L	19 25 84
MCP_LPC_CLK0	CLK_LPC 558	CLK_LPC	LPC_CLK33M SMC_R	19 25
	CLK_LPC 558	CLK_LPC	LPC_CLK33M SMC	25 41
	CLK_LPC 558	CLK_LPC	LPC_CLK33M LPCPLUS	7 25 43
USB_EXT_A	USB 900	USB	USB_EXT_A_P	20 39
	USB 900	USB	USB_EXT_A_N	20 39
	USB 900	USB	USB_EXT_A_MUXED_P	
	USB 900	USB	USB_EXT_A_MUXED_N	
USB_MINI_P	USB 900	USB	USB_MINI_P	9 20
	USB 900	USB	USB_MINI_N	9 20
USB_EXTD_P	USB 900	USB	USB_EXTD_P	9 20
	USB 900	USB	USB_EXTD_N	9 20
USB_CAMERA	USB 900	USB	USB_CAMERA_P	20 30
	USB 900	USB	USB_CAMERA_N	20 30
USB_BT	USB 900	USB	USB_BT_P	20 30
	USB 900	USB	USB_BT_N	20 30
USB_TPAD	USB 900	USB	USB_TPAD_P	20 49
	USB 900	USB	USB_TPAD_N	20 49
USB_IR	USB 900	USB	USB_IR_P	20 40
	USB 900	USB	USB_IR_N	20 40
USB_EXTB_P	USB 900	USB	USB_EXTB_P	20 39
	USB 900	USB	USB_EXTB_N	20 39
USB_EXCARD	USB 900	USB	USB_EXCARD_P	20 31
	USB 900	USB	USB_EXCARD_N	20 31
USB_EXTC_P	USB 900	USB	USB_EXTC_P	20 96 98
	USB 900	USB	USB_EXTC_N	20 96 98
MCP_USB_RB1AS	MCP_USB_RB1AS		MCP_USB_RB1AS_GND	20
SMBUS_MCP_0_CLK	SMB 558	SMB	SMBUS_MCP_0_CLK	7 13
SMBUS_MCP_0_DATA	SMB 558	SMB	SMBUS_MCP_0_DATA	7 13 21
SMBUS_MCP_1_CLK	SMB 558	SMB	SMBUS_MCP_1_CLK	21 44
SMBUS_MCP_1_DATA	SMB 558	SMB	SMBUS_MCP_1_DATA	21 44
HDA_BIT_CLK	HDA 558	HDA	HDA_BIT_CLK	9 21
	HDA 558	HDA	HDA_BIT_CLK_R	21
HDA_SYNC	HDA 558	HDA	HDA_SYNC	21 53
	HDA 558	HDA	HDA_SYNC_R	21
HDA_RST_L	HDA 558	HDA	HDA_RST_R_L	21
	HDA 558	HDA	HDA_RST_L	21 53
HDA_SDIN0	HDA 558	HDA	HDA_SDIN0	21 53
	HDA 558	HDA	HDA_SDIN_CODEC	
HDA_SDOUT	HDA 558	HDA	HDA_SDOUT	21 53
	HDA 558	HDA	HDA_SDOUT_R	21
MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	MCP_HDA_PULLDN_COMP	21
MCP_SIR_CLK	CLK_SLOW 558	CLK_SLOW	PM_CLK32K SUSCLK_R	21 26
	CLK_SLOW 558	CLK_SLOW	PM_CLK32K SUSCLK	28 43
SPI_CLK	SPI 558	SPI	SPI_CLK_R	21 43
	SPI 558	SPI	SPI_CLK	52
SPI_MOSI	SPI 558	SPI	SPI_MOSI_R	21 43
	SPI 558	SPI	SPI_MOSI	52
SPI_MISO	SPI 558	SPI	SPI_MISO	21 4

MCP Constraints 2

SYNC_MASTER=M98_MLB

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

DRAWING NUMBER	051-76
----------------	--------

V.

SCALE	

SHT

--	--

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?






















SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_MDI_100D	*	~100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL	SPACING		
	MCP_MII_COMP	MCP_MII_COMP	MCP_MII_COMP_VDD	18
	MCP_MII_COMP	MCP_MII_COMP	MCP_MII_COMP_GND	18
	MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	18 33
		ENET_MII_55S	MCP_BUF0_CTLK	32 33
	ENET_INTR_L	ENET_MII_55S	ENET_INTR_L	
	ENET_MDIO	ENET_MII_55S	ENET_MDIO	18 32
	ENET_MDC	ENET_MII_55S	ENET_MDC	18 32
	ENET_PWDOWN_L	ENET_MII_55S	ENET_PWDOWN_L	
		ENET_MII_55S	ENET_CLK125M_RXCLK_R	32
	ENET_RXCLK	ENET_MII_55S	ENET_CLK125M_RXCLK	18 32
		ENET_MII_55S	ENET_RXD_R<3..0>	32
	ENET_RXD	ENET_MII_55S	ENET_RXD<0>	18 32
	ENET_RXD_0THRU	ENET_MII_55S	ENET_RXD<3..1>	18 32
	ENET_RXD	ENET_MII_55S	ENET_RX_CTRL	18 32
	ENET_TXCLK	ENET_MII_55S	ENET_CLK125M_TXCLK	18 32
	ENET_TXD0	ENET_MII_55S	ENET_TXD<0>	18 32
	ENET_TXD	ENET_MII_55S	ENET_TXD<3..1>	18 32
	ENET_TXD	ENET_MII_55S	ENET_TX_CTRL	18 32
		ENET_MII_55S	ENET_RESET_L	18 32
	ENET_MDI	ENET_MDI_100D	ENET_MDI_P<3..0>	32 34
		ENET_MDI_100D	ENET_MDI_N<3..0>	32 34

Ethernet Constraints			
SYNC_MASTER=M98_MLB		SYNC_DATE=04/01/2008	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE	DRAWING NUMBER	REV.	
D	051-7656	31	
SCALE	SHT	OF	123
NONE			

Preliminary

8

7

6

5

4

3

2

1

A

B

C

D

www.Teknisi-Indonesia.com

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR3_40R55SE	*	+5L_OHM_SE	+40_OHM_SE	0.095 MM	12.7 MM	-STANDARD	-STANDARD
GDDR3_40R	*	+40_OHM_SE	+40_OHM_SE	0.095 MM	-STANDARD	-STANDARD	-STANDARD
GDDR3_80D	*	+80_OHM_DIFF	+80_OHM_DIFF	0.095 MM	+80_OHM_DIFF	+80_OHM_DIFF	+80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDWR3_C1K	*	=2.5:1_SPACING	?
GDWR3_CND	*	=2.5:1_SPACING	?
GDWR3_DATA	*	=2.5:1_SPACING	?
GDWR3_DQS	*	=2.5:1_SPACING	?

From T18 MXM:

Digital Video Signal Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.
Max length of LVDS/DisplayPort/TMDS traces 12 inches.
SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.















MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET		REF_TYPE		
		PHYSICAL	SPACING	
1048	LVDS_A_CLK	LVDS_100D	LVDS	LVDS_A_CLK_P 81 84
1049	LVDS_A_CLK	LVDS_100D	LVDS	LVDS_A_CLK_N 81 84
1050	LVDS_A_DATA	LVDS_100D	LVDS	LVDS_A_DATA_P<2..0> 7 81 84
1051	LVDS_A_DATA	LVDS_100D	LVDS	LVDS_A_DATA_N<2..0> 7 81 84
1052	LVDS_B_CLK	LVDS_100D	LVDS	LVDS_B_CLK_P 7 81 84
1053	LVDS_B_CLK	LVDS_100D	LVDS	LVDS_B_CLK_N 81 84
1054	LVDS_B_DATA	LVDS_100D	LVDS	LVDS_B_DATA_P<2..0> 7 81 84
1055	LVDS_B_DATA	LVDS_100D	LVDS	LVDS_B_DATA_N<2..0> 7 81 84
1056	LVDS_CONN_A_CLK_P_P	LVDS_100D	LVDS	7 78
1057	LVDS_CONN_A_CLK_P_N	LVDS_100D	LVDS	7 78
1058	LVDS_CONN_B_CLK_P_P	LVDS_100D	LVDS	7 78
1059	LVDS_CONN_B_CLK_P_N	LVDS_100D	LVDS	7 78
1060	LVDS_CONN_A_CLK_P	LVDS_100D	LVDS	78 81
1061	LVDS_CONN_A_CLK_N	LVDS_100D	LVDS	78 81
1062	LVDS_CONN_A_DATA_P<2..0>	LVDS_100D	LVDS	7 78 81
1063	LVDS_CONN_A_DATA_N<2..0>	LVDS_100D	LVDS	7 78 81
1064	LVDS_CONN_B_CLK_P	LVDS_100D	LVDS	78 81
1065	LVDS_CONN_B_CLK_N	LVDS_100D	LVDS	78 81
1066	LVDS_CONN_B_DATA_P<2..0>	LVDS_100D	LVDS	7 78 81
1067	LVDS_CONN_B_DATA_N<2..0>	LVDS_100D	LVDS	7 78 81
1068	DP_ML	DP_100D	DISPLAYPORT	DP_ML_C P<3..0> 82
1069	DP_ML	DP_100D	DISPLAYPORT	DP_ML_C N<3..0> 82
1070	DP_ML	DP_100D	DISPLAYPORT	DP_ML_P<3..0> 81 82
1071	DP_ML	DP_100D	DISPLAYPORT	DP_ML_N<3..0> 81 82
1072	DP_ML	DP_100D	DISPLAYPORT	DP_ML_CONN P<3..0> 82
1073	DP_ML	DP_100D	DISPLAYPORT	DP_ML_CONN N<3..0> 82
1074	DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH_C_P 81 82
1075	DP_AUX_CH	DP_100D	DISPLAYPORT	DP_AUX_CH_C_N 81 82

GDDR3 FB A/B Net Properties

ELECTRICAL_CONSTRAINT_SET		SET_TYPE		
		PHYSICAL	SPECIFYING	
<input type="checkbox"/>	FB_A_C1K_0	model_000	model_c1k	FB_A_C1K_P<0>
<input type="checkbox"/>	FB_A_C1K_0	model_000	model_c1k	FB_A_C1K_N<0>
<input type="checkbox"/>	FB_A_C1K_0	model_000	model_c1k	FB_A_C1K_P<1>
<input type="checkbox"/>	FB_A_C1K_0	model_000	model_c1k	FB_A_C1K_N<1>
<input type="checkbox"/>	FB_A_C00	model_000000	model_c00	FB_A_MA<1..0>
<input type="checkbox"/>	FB_A_C00	model_000000	model_c00	FB_A_MA<12..6>
<input type="checkbox"/>	FB_A_C00	model_000000	model_c00	FB_A_RA<2..0>
<input type="checkbox"/>	FB_A_C00	model_000000	model_c00	FB_A_RAS_L
<input type="checkbox"/>	FB_A_C00	model_000000	model_c00	FB_A_CAS_L
<input type="checkbox"/>	FB_A_C00	model_000000	model_c00	FB_A_WE_L
<input type="checkbox"/>	FB_A_C00_00	model_000000	model_c00	FB_A_CWE
<input type="checkbox"/>	FB_A_C00	model_000000	model_c00	FB_A_C00_L
<input type="checkbox"/>	FB_A_C00_00	model_000000	model_c00	FB_A_DREAM_RST
<input type="checkbox"/>	FB_A_C00	model_0000	model_c00	FB_A_UMA<5..2>
<input type="checkbox"/>	FB_A_C00	model_0000	model_c00	FB_A_UMA<5..2>
<input type="checkbox"/>	FB_A_WDQ00	model_0000	model_pos	FB_A_WDQ0<0>
<input type="checkbox"/>	FB_A_WDQ01	model_0000	model_pos	FB_A_WDQ0<1>
<input type="checkbox"/>	FB_A_WDQ02	model_0000	model_pos	FB_A_WDQ0<2>
<input type="checkbox"/>	FB_A_WDQ03	model_0000	model_pos	FB_A_WDQ0<3>
<input type="checkbox"/>	FB_A_WDQ00	model_0000	model_pos	FB_A_RDQ0<0>
<input type="checkbox"/>	FB_A_WDQ01	model_0000	model_pos	FB_A_RDQ0<1>
<input type="checkbox"/>	FB_A_WDQ02	model_0000	model_pos	FB_A_RDQ0<2>
<input type="checkbox"/>	FB_A_WDQ03	model_0000	model_pos	FB_A_RDQ0<3>
<input type="checkbox"/>	FB_A_DQ_00T00	model_0000	model_data	FB_A_DQ<7..0>
<input type="checkbox"/>	FB_A_DQ_00T01	model_0000	model_data	FB_A_DQ<15..8>
<input type="checkbox"/>	FB_A_DQ_00T02	model_0000	model_data	FB_A_DQ<23..16>
<input type="checkbox"/>	FB_A_DQ_00T03	model_0000	model_data	FB_A_DQ<31..24>
<input type="checkbox"/>	FB_A_DOM0	model_0000	model_data	FB_A_DOM_L<0>
<input type="checkbox"/>	FB_A_DOM1	model_0000	model_data	FB_A_DOM_L<1>
<input type="checkbox"/>	FB_A_DOM2	model_0000	model_data	FB_A_DOM_L<2>
<input type="checkbox"/>	FB_A_DOM3	model_0000	model_data	FB_A_DOM_L<3>
<input type="checkbox"/>	FB_A_WDQ00	model_0000	model_pos	FB_A_WDQ0<4>
<input type="checkbox"/>	FB_A_WDQ01	model_0000	model_pos	FB_A_WDQ0<5>
<input type="checkbox"/>	FB_A_WDQ02	model_0000	model_pos	FB_A_WDQ0<6>
<input type="checkbox"/>	FB_A_WDQ03	model_0000	model_pos	FB_A_WDQ0<7>
<input type="checkbox"/>	FB_A_RDQ00	model_0000	model_pos	FB_A_RDQ0<4>
<input type="checkbox"/>	FB_A_RDQ01	model_0000	model_pos	FB_A_RDQ0<5>
<input type="checkbox"/>	FB_A_RDQ02	model_0000	model_pos	FB_A_RDQ0<6>
<input type="checkbox"/>	FB_A_RDQ03	model_0000	model_pos	FB_A_RDQ0<7>
<input type="checkbox"/>	FB_A_DQ_00T00	model_0000	model_data	FB_A_DQ<39..32>
<input type="checkbox"/>	FB_A_DQ_00T01	model_0000	model_data	FB_A_DQ<47..40>
<input type="checkbox"/>	FB_A_DQ_00T02	model_0000	model_data	FB_A_DQ<55..48>
<input type="checkbox"/>	FB_A_DQ_00T03	model_0000	model_data	FB_A_DQ<63..56>
<input type="checkbox"/>	FB_A_DOM0	model_0000	model_data	FB_A_DOM_L<4>
<input type="checkbox"/>	FB_A_DOM1	model_0000	model_data	FB_A_DOM_L<5>
<input type="checkbox"/>	FB_A_DOM2	model_0000	model_data	FB_A_DOM_L<6>
<input type="checkbox"/>	FB_A_DOM3	model_0000	model_data	FB_A_DOM_L<7>
<input type="checkbox"/>	FB_A_CS1	model_000000	model_c00	FB_A_CS1_L

G96 Net Properties

ELECTRICAL_CONSTRAINT_SET		SET_TYPE		
		PHYSICAL	SPACING	
	CK405_002361	CLK_SETUP_W45	CLK_SETUP	GPU_CLK27M 75
	CK405_002362	CLK_SETUP_W45	CLK_SETUP	GPU_CLK27M_SS 75
	LVDS_EG_A_CLK	LVDS_100D	LVDS	LVDS_EG_A_CLK_P 76 84
	LVDS_EG_A_CLK	LVDS_100D	LVDS	LVDS_EG_A_CLK_N 76 84
	LVDS_EG_A_DATA	LVDS_100D	LVDS	LVDS_EG_A_DATA_P<2..0> 76 84
	LVDS_EG_A_DATA	LVDS_100D	LVDS	LVDS_EG_A_DATA_N<2..0> 7 76 84
	LVDS_EG_B_DATA	LVDS_100D	LVDS	LVDS_EG_B_DATA_P<2..0> 76 84
	LVDS_EG_B_DATA	LVDS_100D	LVDS	LVDS_EG_B_DATA_N<2..0> 76 84
	DP_ML	DP_100D	DPISLAYERPORT	DP_EG_ML_P<3..0> 76 81
	DP_ML	DP_100D	DPISLAYERPORT	DP_EG_ML_N<3..0> 76 81
	DP_AUX_CH	DP_100D	DPISLAYERPORT	DP_EG_AUX_CH_P 76 81
	DP_AUX_CH	DP_100D	DPISLAYERPORT	DP_EG_AUX_CH_N 76 81
	DP_AUX_CH	DP_100D	DPISLAYERPORT	DP_EG_AUX_CH_C_P 81
	DP_AUX_CH	DP_100D	DPISLAYERPORT	DP_EG_AUX_CH_C_N 81

GDDR3 FB C/D Net Properties

ELECTRICAL_CONSTRAINT_SET		SET_TYPE		
		PHYSICAL	SPECIFICATIONS	
FB_C_CLK_0	model_850	model_clk	FB_B_CLK_P<0>	71 73 80
FB_C_CLK_0	model_850	model_clk	FB_B_CLK_N<0>	71 73 80
FB_C_CLK_0	model_850	model_clk	FB_B_CLK_P<1>	71 73 80
FB_C_CLK_0	model_850	model_clk	FB_B_CLK_N<1>	71 73 80
FB_C0_C0D0	model_426158	model_c0d0	FB_B_MA<1..0>	71 73 80
FB_C0_C0D0	model_426158	model_c0d0	FB_B_MA<12..6>	7 71 73 80
FB_C0_C0D0	model_426158	model_c0d0	FB_B_MA<2..0>	7 71 73 80
FB_C0_C0D0	model_426158	model_c0d0	FB_B_EAS_1	71 73 80
FB_C0_C0D0	model_426158	model_c0d0	FB_B_CAS_1	7 71 73 80
FB_C0_C0D0	model_426158	model_c0d0	FB_B_WE_1	71 73 80
FB_C0_C0D0_R0	model_426158	model_c0d0	FB_B_CVE	71 73 80
FB_C0_C0D0	model_426158	model_c0d0	FB_B_C00_1	7 71 73
FB_C0_C0D0_R0	model_426158	model_c0d0	FB_B_DEM_RST	71 73 80
FB_C_C0D0	model_4502	model_c0d0	FB_B_1MA<5..2>	71 73 80
FB_C_C0D0	model_4502	model_c0d0	FB_B_1MA<5..2>	71 73 80
FB_C_WQ00	model_4502	model_pos	FB_B_WDQS<0>	71 73 80
FB_C_WQ01	model_4502	model_pos	FB_B_WDQS<1>	71 73 80
FB_C_WQ02	model_4502	model_pos	FB_B_WDQS<2>	71 73 80
FB_C_WQ03	model_4502	model_pos	FB_B_WDQS<3>	71 73 80
FB_C_WQ04	model_4502	model_pos	FB_B_RDQS<0>	71 73 80
FB_C_WQ05	model_4502	model_pos	FB_B_RDQS<1>	71 73 80
FB_C_WQ06	model_4502	model_pos	FB_B_RDQS<2>	71 73 80
FB_C_WQ07	model_4502	model_pos	FB_B_RDQS<3>	71 73 80
FB_C_WQ_WT00	model_4502	model_data	FB_B_DQ<7..0>	7 71 73 80
FB_C_WQ_WT01	model_4502	model_data	FB_B_DQ<15..8>	7 71 73 80
FB_C_WQ_WT02	model_4502	model_data	FB_B_DQ<23..16>	7 71 73 80
FB_C_WQ_WT03	model_4502	model_data	FB_B_DQ<31..24>	7 71 73 80
FB_C_DQM0	model_4502	model_data	FB_B_DQM_L<0>	71 73 80
FB_C_DQM1	model_4502	model_data	FB_B_DQM_L<1>	71 73 80
FB_C_DQM2	model_4502	model_data	FB_B_DQM_L<2>	71 73 80
FB_C_DQM3	model_4502	model_data	FB_B_DQM_L<3>	71 73 80
FB_B_WQ00	model_4502	model_pos	FB_B_WDQS<4>	71 73 80
FB_B_WQ01	model_4502	model_pos	FB_B_WDQS<5>	71 73 80
FB_B_WQ02	model_4502	model_pos	FB_B_WDQS<6>	71 73 80
FB_B_WQ03	model_4502	model_pos	FB_B_WDQS<7>	71 73 80
FB_B_WQ04	model_4502	model_pos	FB_B_RDQS<4>	71 73 80
FB_B_WQ05	model_4502	model_pos	FB_B_RDQS<5>	71 73 80
FB_B_WQ06	model_4502	model_pos	FB_B_RDQS<6>	71 73 80
FB_B_WQ07	model_4502	model_pos	FB_B_RDQS<7>	71 73 80
FB_B_DQ_WT00	model_4502	model_data	FB_B_DQ<39..32>	7 71 73 80
FB_B_DQ_WT01	model_4502	model_data	FB_B_DQ<47..40>	7 71 73 80
FB_B_DQ_WT02	model_4502	model_data	FB_B_DQ<55..48>	7 71 73 80
FB_B_DQ_WT03	model_4502	model_data	FB_B_DQ<63..56>	7 71 73 80
FB_B_DQM0	model_4502	model_data	FB_B_DQM_L<4>	71 73 80
FB_B_DQM1	model_4502	model_data	FB_B_DQM_L<5>	71 73 80
FB_B_DQM2	model_4502	model_data	FB_B_DQM_L<6>	71 73 80
FB_B_DQM3	model_4502	model_data	FB_B_DQM_L<7>	71 73 80
FB_C0_C01	model_426158	model_c0d0	FB_B_C01_1	71 80

GPU (G96) Constraints

SYNC_MASTER=M98_MLB	SYNC_DATE=05/01/2008
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-7656	31
---	----------	----

DATE	TIME	OF

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_L101_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_L101_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V8_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	*	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MEM_40S_VDD_OVERRIDE	*	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MEM_70D_OVERRIDE	*	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MEM_70D_VDD_OVERRIDE	*	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
PCIE_90D_OVERRIDE	*	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
USB_90D_OVERRIDE	TOP	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP_OVERRIDE	TOP	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MCP_MEM_COMP_OVERRIDE	TOP	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MCP_MIL_COMP_OVERRIDE	TOP	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MCP_USB_BIAS_OVERRIDE	TOP	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP_OVERRIDE	*	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
CPU_27P4S_OVERRIDE	BOTTOM	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	ISL4, ISL9	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MEM_40S_VDD_OVERRIDE	ISL3, ISL10	N	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MEM_70D_OVERRIDE	ISL4, ISL9	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE
MEM_70D_VDD_OVERRIDE	ISL3, ISL10	N	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE	OVERRIDE

Ground-referenced memory signals (DQ,DQM,DQS) MAY route on ISL9 (VDD-referenced plane)but not next to VDD island.
Forces power-referenced memory signals (CLK,ADDR,CTRL) to not route on ISL3, ISL4 & ISL10(GND-referenced planes).

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	BGA	100_DIFF_BGA
DQ_100D	BGA	100_DIFF_BGA
SATA_100D	BGA	100_DIFF_BGA

FLASH MEMORY BUS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FLASH_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for GMCH fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_70D	BOTTOM			0.127 MM	6.35 MM		

M99 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
ENETCONN_P<3..0>	ENET_H01_100D	ENETCONN	ENETCONN_P<3..0>
ENETCONN_N<3..0>	ENET_H01_100D	ENETCONN	ENETCONN_N<3..0>
SATA_100D	SATA_100D	SATA	SATA_ODD_R2D_UF_P
SATA_100D	SATA_100D	SATA	SATA_ODD_R2D_UF_N
SATA_100D	SATA_100D	SATA	SATA_ODD_D2R_UF_P
SATA_100D	SATA_100D	SATA	SATA_ODD_D2R_UF_N
SATA_100D	SATA_100D	SATA	SATA_H0D_D2R_UF_P
SATA_100D	SATA_100D	SATA	SATA_H0D_D2R_UF_N
SATA_100D	SATA_100D	SATA	SATA_H0D_R2D_UF_P
SATA_100D	SATA_100D	SATA	SATA_H0D_R2D_UF_N
SENSE_DIFFPAIR	SENSE_L101_55S	SENSE	MCPCOREISNS_P
SENSE_L101_55S	SENSE_L101_55S	SENSE	MCPCOREISNS_N
CPUTHERMSNS_D2_P	THERM_L101_55S	THERM	CPUTHERMSNS_D2_P
CPUTHERMSNS_D2_N	THERM_L101_55S	THERM	CPUTHERMSNS_D2_N
CPU_THERMD_P	THERM_L101_55S	THERM	CPU_THERMD_P
CPU_THERMD_N	THERM_L101_55S	THERM	CPU_THERMD_N
GPUTHMSNS_D_P	THERM_L101_55S	THERM	GPUTHMSNS_D_P
GPUTHMSNS_D_N	THERM_L101_55S	THERM	GPUTHMSNS_D_N
GPU_THERMD_P	THERM_L101_55S	THERM	GPU_THERMD_P
GPU_THERMD_N	THERM_L101_55S	THERM	GPU_THERMD_N
MCPTHERMSNS_D_P	THERM_L101_55S	THERM	MCPTHERMSNS_D_P
MCPTHERMSNS_D_N	THERM_L101_55S	THERM	MCPTHERMSNS_D_N
MCP_THERMIDODE_P	THERM_L101_55S	THERM	MCP_THERMIDODE_P
MCP_THERMIDODE_N	THERM_L101_55S	THERM	MCP_THERMIDODE_N
1V05CPUISNS_R_P	SENSE_L101_55S	SENSE	1V05CPUISNS_R_P
1V05CPUISNS_R_N	SENSE_L101_55S	SENSE	1V05CPUISNS_R_N
DDRISNS_R_P	SENSE_L101_55S	SENSE	DDRISNS_R_P
DDRISNS_R_N	SENSE_L101_55S	SENSE	DDRISNS_R_N
GPUISSENS_P	SENSE_L101_55S	SENSE	GPUISSENS_P
GPUISSENS_N	SENSE_L101_55S	SENSE	GPUISSENS_N
1V05CPU_P	SENSE_L101_55S	SENSE	1V05CPU_P
1V05CPU_N	SENSE_L101_55S	SENSE	1V05CPU_N
DDRISNS_P	SENSE_L101_55S	SENSE	DDRISNS_P
DDRISNS_N	SENSE_L101_55S	SENSE	DDRISNS_N
P1V8GPU_P	SENSE_L101_55S	SENSE	P1V8GPU_P
P1V8GPU_N	SENSE_L101_55S	SENSE	P1V8GPU_N
ISNS_CPU_P	SENSE_L101_55S	SENSE	ISNS_CPU_P
ISNS_CPU_N	SENSE_L101_55S	SENSE	ISNS_CPU_N
SR_POWER			PP3V3_S5
SR_POWER			PP3V3_S0
SR_POWER			PP1V5_S0
PIV8GPUISNS_P	SENSE_L101_55S	SENSE	PIV8GPUISNS_P
PIV8GPUISNS_N	SENSE_L101_55S	SENSE	PIV8GPUISNS_N
PIV8GPUISNS_P_P	SENSE_L101_55S	SENSE	PIV8GPUISNS_P_P
PIV8GPUISNS_P_N	SENSE_L101_55S	SENSE	PIV8GPUISNS_P_N
ASIC_CNTRLMEM1	FLASH_55S		NF_CLE_R
ASIC_CNTRLMEM1	FLASH_55S		NF_ALE_R
ASIC_CNTRLMEM1	FLASH_55S		NF_CEO_L_R
ASIC_CNTRLMEM1	FLASH_55S		NF_CE1_L_R
ASIC_CNTRLMEM1	FLASH_55S		NF_RE0_L_R
ASIC_CNTRLMEM1	FLASH_55S		NF_WEO_L_R
ASIC_CNTRLMEM2	FLASH_55S		NF_CLE_R
ASIC_CNTRLMEM2	FLASH_55S		NF_ALE_R
ASIC_CNTRLMEM2	FLASH_55S		NF_CEO_L_R
ASIC_CNTRLMEM2	FLASH_55S		NF_CE1_L_R
ASIC_CNTRLMEM2	FLASH_55S		NF_RE0_L_R
ASIC_CNTRLMEM2	FLASH_55S		NF_WEO_L_R
ASIC_CNTRLMEM3	FLASH_55S		NF_CLE
ASIC_CNTRLMEM3	FLASH_55S		NF_ALE
ASIC_CNTRLMEM3	FLASH_55S		NF_CEO_L
ASIC_CNTRLMEM3	FLASH_55S		NF_CE1_L
ASIC_CNTRLMEM3	FLASH_55S		NF_RE0_L
ASIC_CNTRLMEM3	FLASH_55S		NF_WEO_L
ASIC_CNTRLMEM2	FLASH_55S		NF_CLE
ASIC_CNTRLMEM2	FLASH_55S		NF_ALE
ASIC_CNTRLMEM2	FLASH_55S		NF_CEO_L
ASIC_CNTRLMEM2	FLASH_55S		NF_CE1_L
ASIC_CNTRLMEM2	FLASH_55S		NF_RE0_L
ASIC_CNTRLMEM2	FLASH_55S		NF_WEO_L

M99 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE
PCIE_CLK100M_MINI_CONN_P	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_CONN_P
PCIE_CLK100M_MINI_CONN_N	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_CONN_N
CHGR_CSI_R_P	L101_DIFFPAIR		CHGR_CSI_R_P
CHGR_CSI_R_N	L101_DIFFPAIR		CHGR_CSI_R_N
CHGR_CSO_R_P	L101_DIFFPAIR		CHGR_CSO_R_P
CHGR_CSO_R_N	L101_DIFFPAIR		CHGR_CSO_R_N
USB2_EXTN_MIXED_P	USB_90D	USB	USB2_EXTN_MIXED_P
USB2_EXTN_MIXED_N	USB_90D	USB	USB2_EXTN_MIXED_N
USB2_LT1_P	USB_90D	USB	USB2_LT1_P
USB2_LT1_N	USB_90D	USB	USB2_LT1_N
CONN_TP4D_USB_P	USB_90D	USB	CONN_TP4D_USB_P
CONN_TP4D_USB_N	USB_90D	USB	CONN_TP4D_USB_N
USB_CAMERA_CONN_P	USB_90D	USB	USB_CAMERA_CONN_P
USB_CAMERA_CONN_N	USB_90D	USB	USB_CAMERA_CONN_N
CONN_USB2_BT_P	USB_90D	USB	CONN_USB2_BT_P
CONN_USB2_BT_N	USB_90D	USB	CONN_USB2_BT_N
USB_LT2_P	USB_90D	USB	USB_LT2_P
USB_LT2_N	USB_90D	USB	USB_LT2_N
USB2_EXCARD_CONN_P	USB_90D	USB	USB2_EXCARD_CONN_P
USB2_EXCARD_CONN_N	USB_90D	USB	USB2_EXCARD_CONN_N
DP_IG_AUX_CH_C_P	DP_100D	DPBLAVDODP	DP_IG_AUX_CH_C_P
DP_IG_AUX_CH_C_N	DP_100D	DPBLAVDODP	DP_IG_AUX_CH_C_N
PCIE_CLK100M_FC_P	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FC_P
PCIE_CLK100M_FC_N	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FC_N
PCIE_FC_R2D_C_P	PCIE_90D	PCIE	PCIE_FC_R2D_C_P
PCIE_FC_R2D_C_N	PCIE_90D	PCIE	PCIE_FC_R2D_C_N
PCIE_FC_D2R_P	PCIE_90D	PCIE	PCIE_FC_D2R_P
PCIE_FC_D2R_N	PCIE_90D	PCIE	PCIE_FC_D2R_N
PCIE_FC_R2D_P	PCIE_90D	PCIE	PCIE_FC_R2D_P
PCIE_FC_R2D_N	PCIE_90D	PCIE	PCIE_FC_R2D_N
PCIE_CLK100M_EXCARD_CONN_N	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_CONN_N
PCIE_CLK100M_EXCARD_CONN_P	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_EXCARD_CONN_P
SPKRAMP_L1_OUT_P	DIFFPAIR	AUDIO	SPKRAMP_L1_OUT_P
SPKRAMP_L1_OUT_N	DIFFPAIR	AUDIO	SPKRAMP_L1_OUT_N
SPKRAMP_L2_OUT_P	DIFFPAIR	AUDIO	SPKRAMP_L2_OUT_P
SPKRAMP_L2_OUT_N	DIFFPAIR	AUDIO	SPKRAMP_L2_OUT_N
SPKRAMP_R1_OUT_P	DIFFPAIR	AUDIO	SPKRAMP_R1_OUT_P
SPKRAMP_R1_OUT_N	DIFFPAIR	AUDIO	SPKRAMP_R1_OUT_N
SPKRAMP_R2_OUT_P	DIFFPAIR	AUDIO	SPKRAMP_R2_OUT_P
SPKRAMP_R2_OUT_N	DIFFPAIR	AUDIO	SPKRAMP_R2_OUT_N
SPKRAMP_LFE_OUT_P	DIFFPAIR	AUDIO	SPKRAMP_LFE_OUT_P
SPKRAMP_LFE_OUT_N	DIFFPAIR	AUDIO	SPKRAMP_LFE_OUT_N
USB_EXTN_P	USB_90D	USB	USB_EXTN_P
USB_EXTN_N	USB_90D	USB	USB_EXTN_N
USB_LT3_P	USB_90D	USB	USB_LT3_P
USB_LT3_N	USB_90D	USB	USB_LT3_N

Project Specific Constraints

SYNC_MASTER=M98_MLS

SYNC_DATE=04/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D

DRAWING NUMBER 051-7656

REV. 31

SCALE NONE

SHT 108

OF 123

APPLE INC.

8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1

8		7		6		5		4		3		2		1	
M99 Board-Specific Spacing & Physical Constraints															
BOARD LAYERS						BOARD AREAS			BOARD UNITS (MIL or MM)		ALLEGRO VERSION				
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM						NO_TYPER_BGA			MM		15.5.1				
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
DEFAULT		*	Y	~50_OHM_SE		~50_OHM_SE		10 MM		0 MM		0 MM			
STANDARD		*	Y	~DEFAULT		~DEFAULT		10 MM		~DEFAULT		~DEFAULT			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
55_OHM_SE		TOP, BOTTOM	Y	0.090 MM		0.090 MM									
55_OHM_SE		*	Y	0.076 MM		0.076 MM		~STANDARD		~STANDARD		~STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
50_OHM_SE		TOP, BOTTOM	Y	0.110 MM		0.095 MM									
50_OHM_SE		*	Y	0.090 MM		0.090 MM		~STANDARD		~STANDARD		~STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
40_OHM_SE		TOP, BOTTOM	Y	0.165 MM		0.095 MM									
40_OHM_SE		*	Y	0.135 MM		0.135 MM		~STANDARD		~STANDARD		~STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
27P4_OHM_SE		TOP, BOTTOM	Y	0.310 MM		0.095 MM									
27P4_OHM_SE		*	Y	0.250 MM		0.250 MM		~STANDARD		~STANDARD		~STANDARD			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
70_OHM_DIFF		*	N	~STANDARD		~STANDARD		~STANDARD		~STANDARD		~STANDARD			
70_OHM_DIFF		ISL3, ISL4	Y	0.160 MM		0.160 MM				0.175 MM		0.175 MM			
70_OHM_DIFF		ISL9, ISL10	Y	0.160 MM		0.160 MM				0.175 MM		0.175 MM			
70_OHM_DIFF		ISL2, ISL11	Y	0.170 MM		0.170 MM				0.150 MM		0.150 MM			
70_OHM_DIFF		TOP, BOTTOM	Y	0.170 MM		0.095 MM				0.150 MM		0.150 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
80_OHM_DIFF		*	N	~STANDARD		~STANDARD		~STANDARD		~STANDARD		~STANDARD			
80_OHM_DIFF		ISL3, ISL4	Y	0.125 MM		0.125 MM				0.180 MM		0.180 MM			
80_OHM_DIFF		ISL9, ISL10	Y	0.125 MM		0.125 MM				0.180 MM		0.180 MM			
80_OHM_DIFF		ISL2, ISL11	Y	0.140 MM		0.140 MM				0.190 MM		0.190 MM			
80_OHM_DIFF		TOP, BOTTOM	Y	0.140 MM		0.095 MM				0.190 MM		0.190 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
90_OHM_DIFF		*	N	~STANDARD		~STANDARD		~STANDARD		~STANDARD		~STANDARD			
90_OHM_DIFF		ISL3, ISL4	Y	0.102 MM		0.102 MM				0.220 MM		0.220 MM			
90_OHM_DIFF		ISL9, ISL10	Y	0.102 MM		0.102 MM				0.220 MM		0.220 MM			
90_OHM_DIFF		ISL2, ISL11	Y	0.115 MM		0.115 MM				0.230 MM		0.230 MM			
90_OHM_DIFF		TOP, BOTTOM	Y	0.115 MM		0.095 MM				0.230 MM		0.230 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
100_OHM_DIFF		*	N	~STANDARD		~STANDARD		~STANDARD		~STANDARD		~STANDARD			
100_OHM_DIFF		ISL3, ISL4	Y	0.080 MM		0.080 MM				0.200 MM		0.200 MM			
100_OHM_DIFF		ISL9, ISL10	Y	0.080 MM		0.080 MM				0.200 MM		0.200 MM			
100_OHM_DIFF		ISL2, ISL11	Y	0.089 MM		0.089 MM				0.220 MM		0.220 MM			
100_OHM_DIFF		TOP, BOTTOM	Y	0.089 MM		0.089 MM				0.220 MM		0.220 MM			
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
110_OHM_DIFF		*	N	~STANDARD		~STANDARD		~STANDARD		~STANDARD		~STANDARD			
110_OHM_DIFF		ISL3, ISL4	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL9, ISL10	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		ISL2, ISL11	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
110_OHM_DIFF		TOP, BOTTOM	Y	0.077 MM		0.077 MM				0.330 MM		0.330 MM			
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT											
DEFAULT		*	0.1 MM ?												
STANDARD		*	~DEFAULT ?												
BGA_P1MM		*	~DEFAULT ?												
BGA_P2MM		*	~DEFAULT ?												
BGA_P3MM		*	~DEFAULT ?												
NET_SPACING_TYPE1		NET_SPACING_TYPE2	AREA_TYPE		SPACING_RULE_SET										
*		*	BGA		BGA_P1MM										
MEM_CLK		*	BGA		BGA_P2MM										
CLK_FSB		*	BGA		BGA_P3MM										
CLK_PCIE		*	BGA		BGA_P2MM										
CLK_SLOW		*	BGA		BGA_P2MM										
FSB_DSTB		FSB_DSTB	BGA		BGA_P3MM										
NOTE: From T18 MLB, changed to reflect M99 stackup.															
SPACING_RULE_SET		LAYER	LINE-TO-LINE SPACING	WEIGHT											
2X_DIELECTRIC		*	0.140 MM ?												
3X_DIELECTRIC		*	0.210 MM ?												
4X_DIELECTRIC		*	0.280 MM ?												
5X_DIELECTRIC		*	0.350 MM ?												
PHYSICAL_RULE_SET		LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH		MINIMUM NECK WIDTH		MAXIMUM NECK LENGTH		DIFFPAIR PRIMARY GAP		DIFFPAIR NECK GAP			
1:1_DIFFPAIR		*	Y	~STANDARD		~STANDARD		~STANDARD		0.1 MM		0.1 MM			
PCB Rule Definitions															
SYNC_MASTER=M98_MLB SYNC_DATE=04/01/2008															
NOTICE OF PROPRIETARY PROPERTY															
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING															
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE															
II NOT TO REPRODUCE OR COPY IT															
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART															
SIZE		DRAWING NUMBER		REV.											
D		051-7656		31											
SCALE		SHT		OF											
NONE		109		123											
APPLE INC.															
8		7		6		5		4		3		2		1	

